user

32-BIT CHIP COMBINES CPU AND LAN/WAN FUNCTIONS

被引：0
|
作者：
CHILD, J
机构：
来源：
COMPUTER DESIGN | 1993年 / 32卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：114 / 115
页数：2
相关论文
共 50 条
  • [21] 32-BIT MAC CHIP BOOSTS PRECISION OF DSP
    ELGAMAL, A
    REYNERI, J
    RASMUSSEN, R
    ELECTRONIC DESIGN, 1986, 34 (16) : 91 - 94
  • [22] SINGLE-CHIP 32-BIT MICROPROCESSORS ARRIVING
    MYERS, W
    IEEE MICRO, 1983, 3 (06) : 65 - &
  • [23] 32-bit cores drive systems-on-a-chip
    Weiss, R
    COMPUTER DESIGN, 1996, 35 (10): : 82 - &
  • [24] 32-BIT CHIP SET FLEXES MAINFRAME MUSCLES
    MILLER, T
    MCBRIDE, M
    MASON, S
    ELECTRONIC DESIGN, 1984, 32 (02) : 93 - 98
  • [25] HITACHI DEVELOPS ITS OWN 32-BIT CHIP
    COHEN, CL
    ELECTRONICS, 1986, 59 (33): : 39 - &
  • [26] CHIP SET IMPLEMENTS 32-BIT ECLIPSE ARCHITECTURE
    VORA, CR
    HECKER, M
    WISER, D
    MURDOCH, R
    HAMILTON, S
    TAKLA, N
    ELECTRONICS, 1983, 56 (22): : 121 - 126
  • [27] A 32-BIT VLSI CPU WITH 15-MIPS PEAK PERFORMANCE
    FORSYTH, M
    JAFFE, WS
    TANKSALVALA, D
    WHEELER, J
    YETTER, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 768 - 775
  • [28] JPEG software implementation techniques based on a 32-bit RISC CPU
    Sakamoto, T
    Hase, T
    INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 88 - 89
  • [29] A 32-BIT CMOS MICROPROCESSOR WITH ON-CHIP CACHE AND TLB
    KADOTA, H
    MIYAKE, J
    OKABAYASHI, I
    MAEDA, T
    OKAMOTO, T
    NAKAJIMA, M
    KAGAWA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 800 - 807
  • [30] 32-BIT EMULATORS STRAIN TO TRACK CHIP SPEED AND COMPLEXITY
    WILLIAMS, T
    COMPUTER DESIGN, 1994, 33 (04): : 111 - 112
12345