RELATIONSHIP BETWEEN INTERFACIAL NATIVE OXIDE THICKNESS AND BONDING TEMPERATURE IN DIRECTLY BONDED SILICON-WAFER PAIRS

被引:12
|
作者
LING, L
SHIMURA, F
机构
[1] Department of Materials Science and Engineering, North Carolina State University, Raleigh
关键词
D O I
10.1063/1.351294
中图分类号
O59 [应用物理学];
学科分类号
摘要
High-resolution transmission electron microscopy was employed to observe the morphology of the interfacial native oxide layers in the bonding interfaces of Czochralski (CZ) and float-zone (FZ) silicon pairs that were bonded at different temperatures. It is shown that the thickness of the interfacial native oxide layers decreases with increasing bonding temperature in the temperature range of 200-degrees-C to 600-degrees-C, and remains fairly constant in the range of 600-degrees-C to 1200-degrees-C in both CZ and FZ silicon wafer pairs. Three factors are proposed to interpret this phenomenon; bonding interface phase transition, variation of native oxide chemical structure, and relaxation of stress in native oxide. A different factor dominates the change in thickness of the interfacial oxide layers in a different temperature range.
引用
收藏
页码:1237 / 1241
页数:5
相关论文
共 38 条
  • [31] Fluorine-enhanced low-temperature wafer bonding of native-oxide covered Si wafers
    Tong, QY
    Gan, Q
    Fountain, G
    Enquist, P
    Scholz, R
    Gösele, U
    APPLIED PHYSICS LETTERS, 2004, 85 (17) : 3731 - 3733
  • [32] Low-temperature oxide-free silicon and germanium wafer bonding based on a sputtered amorphous Ge
    Ke, Shaoying
    Ye, Yujie
    Lin, Shaoming
    Ruan, Yujiao
    Zhang, Xiaoying
    Huang, Wei
    Wang, Jianyuan
    Li, Cheng
    Chen, Songyan
    APPLIED PHYSICS LETTERS, 2018, 112 (04)
  • [33] Relationship between interfacial roughness and dielectric reliability for silicon oxynitride gate dielectrics processed with nitric oxide
    Sapjeta, J
    Green, ML
    Chang, JP
    Silverman, PJ
    Sorsch, TW
    Weir, BE
    Gladden, W
    Ma, Y
    Sung, CY
    Lennard, WN
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 289 - 294
  • [34] Wafer-scale room-temperature bonding between silicon and ceramic wafers by means of argon-beam surface activation
    Takagi, H
    Maeda, R
    Suga, T
    14TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2001, : 60 - 63
  • [35] Room-temperature bonded silicon on insulator wafers with a dense buried oxide layer formed by annealing a deposited silicon oxidation layer and surface-activated bonding
    Koga, Yoshihiro
    Kurita, Kazunari
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (03)
  • [36] In situ high-resolution transmission electron microscopy of direct bonding processes between silicon tips with oxide surfaces at room temperature
    Kizuka, T
    Hosoki, K
    APPLIED PHYSICS LETTERS, 1999, 75 (18) : 2743 - 2745
  • [37] Temperature dependence of the electron affinity difference between Si and SiO2 in polysilicon (n+)-oxide-silicon (p) structures:: Effect of the oxide thickness
    Salace, G
    Hadjadj, A
    Petit, C
    Jourdain, M
    JOURNAL OF APPLIED PHYSICS, 1999, 85 (11) : 7768 - 7773
  • [38] Effect of Bonding Temperature on Interfacial Reaction and Mechanical Properties of Diffusion-Bonded Joint Between Ti-6Al-4V and 304 Stainless Steel Using Nickel as an Intermediate Material
    Gopinath Thirunavukarasu
    Sukumar Kundu
    Brajendra Mishra
    Subrata Chatterjee
    Metallurgical and Materials Transactions A, 2014, 45 : 2067 - 2077