RELATIONSHIP BETWEEN INTERFACIAL NATIVE OXIDE THICKNESS AND BONDING TEMPERATURE IN DIRECTLY BONDED SILICON-WAFER PAIRS

被引:12
|
作者
LING, L
SHIMURA, F
机构
[1] Department of Materials Science and Engineering, North Carolina State University, Raleigh
关键词
D O I
10.1063/1.351294
中图分类号
O59 [应用物理学];
学科分类号
摘要
High-resolution transmission electron microscopy was employed to observe the morphology of the interfacial native oxide layers in the bonding interfaces of Czochralski (CZ) and float-zone (FZ) silicon pairs that were bonded at different temperatures. It is shown that the thickness of the interfacial native oxide layers decreases with increasing bonding temperature in the temperature range of 200-degrees-C to 600-degrees-C, and remains fairly constant in the range of 600-degrees-C to 1200-degrees-C in both CZ and FZ silicon wafer pairs. Three factors are proposed to interpret this phenomenon; bonding interface phase transition, variation of native oxide chemical structure, and relaxation of stress in native oxide. A different factor dominates the change in thickness of the interfacial oxide layers in a different temperature range.
引用
收藏
页码:1237 / 1241
页数:5
相关论文
共 38 条
  • [21] OPTIMUM THICKNESS DETERMINATION OF THE ELECTRODE FOR LARGE SILICON POWER DEVICES AND ITS IMPROVED BONDING WITH SILICON-WAFER HAVING N-DOPED SUBSTRATE
    DESHWAL, VP
    DIXIT, BB
    SRIVATSA, KMK
    VYAS, PD
    KHOKLE, WS
    INDIAN JOURNAL OF TECHNOLOGY, 1991, 29 (08): : 395 - 398
  • [22] A PROCESS FOR PREVENTION OF LOW-TEMPERATURE OXIDE-GROWTH OVER GOLD COATED BACKSIDE OF SILICON-WAFER
    KHAN, M
    FATEMI, H
    SEVENTH IEEE/CHMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM: INTEGRATION OF THE MANUFACTURING FLOW - FROM RAW MATERIAL THROUGH SYSTEMS-LEVEL ASSEMBLY, 1989, : 214 - 223
  • [23] N+ plasma-assisted wafer bonding between silicon and chemical vapor deposition oxide at low temperature
    Ma, Xiaobo
    Liu, Weili
    Chen, Chao
    Xu, Jiayi
    Song, Zhitang
    Lin, Chenglu
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2009, 12 (4-5) : 161 - 167
  • [24] Floating zone silicon wafer bonded to Czochralski silicon substrate by surface-activated bonding at room temperature for infrared complementary metal-oxide-semiconductor image sensors
    Koga, Yoshihiro
    Kurita, Kazunari
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (01)
  • [25] Floating zone silicon wafer bonded to Czochralski silicon substrate by surface-activated bonding at room temperature for infrared complementary metal-oxide-semiconductor image sensors
    Koga Y.
    Kurita K.
    Koga, Yoshihiro (ykoga4@sumcosi.com), 1600, IOP Publishing Ltd (60):
  • [26] PHOTO-EXCITED REMOVAL OF NATIVE-OXIDE ON A SILICON-WAFER IN NF3 GAS-USING A VUV XE LAMP
    SHIRAFUJI, T
    TACHIBANA, K
    APPLIED SURFACE SCIENCE, 1994, 79-80 (1-4) : 117 - 121
  • [27] Effect of interfacial SiO2 thickness for low temperature O2 plasma activated wafer bonding
    Olbrechts, B
    Zhang, XX
    Bertholet, Y
    Pardoen, T
    Raskin, JP
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2006, 12 (05): : 383 - 390
  • [28] Effect of interfacial SiO2 thickness for low temperature O2 plasma activated wafer bonding
    Benoit Olbrechts
    Xuanxiong Zhang
    Yannick Bertholet
    Thomas Pardoen
    Jean-Pierre Raskin
    Microsystem Technologies, 2006, 12 : 383 - 390
  • [29] Low-temperature direct CVD oxides to thermal oxide wafer bonding in silicon layer transfer
    Tan, CS
    Chen, KN
    Fan, A
    Reif, R
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (01) : G1 - G4
  • [30] EFFECT OF NATIVE-OXIDE UPON FORMATION OF AMORPHOUS SIOX LAYER AT THE INTERFACE OF DIRECTLY BONDED SILICON-WAFERS
    ISHIGAMI, SI
    KONDOH, H
    RYUTA, J
    KAWAI, Y
    FURUYA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1995, 34 (2A): : 425 - 429