AUTOMATED JOSEPHSON INTEGRATED CIRCUIT TEST SYSTEM

被引:4
|
作者
Burroughs, C. J. [1 ]
Hamilton, C. A. [1 ]
机构
[1] NIST, Div 814 03, Boulder, CO 80303 USA
关键词
D O I
10.1109/77.233980
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed an automated test system for complex superconductive integrated circuits. Its low speed capability consists of 96 identical I/O channels which are controlled by a PC-486 computer. Each channel is capable of driving currents and reading voltages at frequencies up to 40 kHz. Integrating this low speed I/O capability with high speed test equipment controlled over the IEEE 488 bus allows measurements at frequencies up to the limits of the test equipment. The system can automatically set biases, display curves, measure parameter margins, plot threshold curves, extract experimental circuit values, and collect statistical data on parameter spreads and error rates. Issues of noise suppression, ground loop handling, and auto-calibration are discussed.
引用
收藏
页码:2687 / 2689
页数:3
相关论文
共 50 条
  • [1] AUTOMATED MICRO MEASUREMENT SYSTEM FOR INTEGRATED CIRCUIT MASKS
    ASHLEY, FR
    MURPHY, EB
    SAVARD, HJ
    [J]. IEEE COMPUTER GROUP NEWS, 1970, 3 (03): : 63 - &
  • [2] Research On Embedded Integrated Circuit Test System
    Zhang, Yifan
    Ma, Guojun
    Zhu, Jin
    Li, Mingze
    [J]. IEEE INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SYSTEMS SCIENCE AND ENGINEERING (IEEE RASSE 2021), 2021,
  • [3] INTEGRATED SPACECRAFT AUTOMATED TEST SYSTEM (ISATS)
    CURLEY, AD
    NIELSEN, TD
    [J]. JOURNAL OF ENVIRONMENTAL SCIENCES, 1985, 28 (04): : 42 - 42
  • [4] FULLY AUTOMATED INTEGRATED-CIRCUIT WIRE BONDING SYSTEM
    NARUSE, M
    MIYAZAKI, S
    YAMADA, T
    KAWATA, K
    SAKAGAWA, Y
    IGARASHI, K
    [J]. NEC RESEARCH & DEVELOPMENT, 1980, (56): : 163 - 169
  • [5] Design of an Integrated Circuit Test System for DC Parameters
    Zhang, Wei
    Wang, Jiaqi
    Tong, Wei
    [J]. Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2020, 53 (12): : 1288 - 1294
  • [6] An automated wafer-handling system based on the integrated circuit equipments
    Cong Ming
    Zhou Yumin
    Jiang Ying
    Kang Renke
    Guo Dongming
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, 2006, : 240 - +
  • [7] JOSEPHSON INTEGRATED-CIRCUIT PROCESS FOR SCIENTIFIC APPLICATIONS
    SANDSTROM, RL
    KLEINSASSER, AW
    GALLAGHER, WJ
    RAIDER, SI
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 1484 - 1488
  • [8] INTEGRATED 2-TEST AUTOMATED SYPHILIS SCREENING SYSTEM
    MACFARLANE, DE
    [J]. JOURNAL OF CLINICAL PATHOLOGY, 1979, 32 (11) : 1189 - 1191
  • [9] HIGH-SPEED JOSEPHSON INTEGRATED-CIRCUIT TECHNOLOGY
    HASUO, S
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (02) : 740 - 749
  • [10] PROCESS TEST CHIP FOR JOSEPHSON INTEGRATED-CIRCUITS
    KLEPNER, SP
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1981, 17 (01) : 282 - 285