THE VLSI DESIGN AUTOMATION ASSISTANT - A SYNTHESIS EXPERT

被引:3
|
作者
KOWALSKI, TJ
机构
[1] AT&T Bell Lab, Murray Hill, NJ,, USA, AT&T Bell Lab, Murray Hill, NJ, USA
来源
AT&T TECHNICAL JOURNAL | 1988年 / 67卷 / 01期
关键词
Artificial intelligence - INTEGRATED CIRCUIT MANUFACTURE - Automation;
D O I
10.1002/j.1538-7305.1988.tb00236.x
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes an approach to very-large-scale-integration (VLSI) design synthesis that uses knowledge-based expert systems to proceed from an algorithmic description of a VLSI system to a list of technology-dependent registers, operators, data paths, and control signals. It outlines how the Design Automation Assistant (DAA) uses large amounts of expert knowledge to design an architecture with little back-tracking. This paper takes a retrospective look at that codified knowledge base, examining what has been learned about VLSI design. Finally, the paper gives an overview of our current work in using bottom-up design information in the synthesis of integrated circuits.
引用
收藏
页码:81 / 92
页数:12
相关论文
共 50 条
  • [31] OpenDesign Flow Database: The Infrastructure for VLSI Design and Design Automation Research
    Jung, Jinwook
    Jiang, Iris Hui-Ru
    Nam, Gi-Joon
    Kravets, Victor N.
    Behjat, Laleh
    Li, Yih-Lang
    [J]. 2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [32] Design Automation Algorithms for the NP-Separate VLSI Design Methodology
    Dewan, Monzurul Islam
    Kim, Dae Hyun
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (05)
  • [33] DESIGN OF EXPERT SYSTEMS FOR INTEGRATED PRODUCTION AUTOMATION
    TOU, JT
    [J]. JOURNAL OF MANUFACTURING SYSTEMS, 1985, 4 (02) : 147 - 156
  • [34] Proposal of an Assistant for the Automation of the Design and Creation Process of Learning Objects
    Bermeo-Conto, Jorge
    Zuniga-Prieto, Miguel
    Cabrera, Boris
    Maldonado-Mahauad, Jorge
    [J]. 2018 XLIV LATIN AMERICAN COMPUTER CONFERENCE (CLEI 2018), 2018, : 361 - 368
  • [35] An expert design environment for electrical devices and its engineering assistant
    Hoole, SRH
    Mascrenghe, A
    Navukkarasu, K
    Sivasubramaniam, K
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 2003, 39 (03) : 1693 - 1696
  • [36] VLSI interconnect design automation using quantitative and symbolic techniques
    Simunic, T
    Rozenblit, JW
    Brews, JR
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (04): : 803 - 812
  • [37] Development of Automation Tool for Optimising Floorplan of a Given VLSI Design
    Shilpa, D. R.
    Karjigi, Vikas R.
    Naik, Hemanth Madev
    Kumar, Vishal
    Marathe, Kartik S.
    [J]. 2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [38] 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09: Foreword
    Lee, Kuen-Jong
    Cheng, Tim
    [J]. 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, 2009,
  • [39] TIES - A TESTABILITY INCREASE EXPERT-SYSTEM FOR VLSI DESIGN
    BUONANNO, G
    FUMMI, F
    SCIUTO, D
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 203 - 217
  • [40] FLUTE - AN EXPERT FLOORPLANNER FOR FULL-CUSTOM VLSI DESIGN
    WATANABE, H
    ACKLAND, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (01): : 32 - 41