VLSI interconnect design automation using quantitative and symbolic techniques

被引:1
|
作者
Simunic, T [1 ]
Rozenblit, JW [1 ]
Brews, JR [1 ]
机构
[1] UNIV ARIZONA,DEPT ELECT & COMP ENGN,TUCSON,AZ 85721
关键词
interconnect design automation; model-based and simulation techniques; crosstalk; and signal delay optimization;
D O I
10.1109/96.544372
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a framework for design automation of VLSI interconnect geometries, Crosstalk, overshoot, undershoot, signal delay, and line impedance are design performance parameters under consideration, Since the dependence of electrical performance parameters on geometry is not easily defined, both qualitative and quantitative techniques are used, Two knowledge bases are introduced-a model and simulation base, The model base contains models used for terminations, transmission line parameter extractors, and transmission lines, The simulation knowledge base contains a set of approximations and routines for the exact evaluation of electrical performance parameters. Procedures are introduced for the automatic extraction of applicable models and simulation techniques in the design process. An unconstrained optimization routine is used as a design search technique, The approach presented here gives faster results than approaches shown in literature, with little sacrifice of accuracy.
引用
收藏
页码:803 / 812
页数:10
相关论文
共 50 条
  • [1] Global placement techniques for VLSI physical design automation
    Yang, Z
    Areibi, S
    [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 243 - 247
  • [2] INTERCONNECT DESIGN WITH VLSI CMOS
    SECHLER, RF
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 23 - 31
  • [3] Using XML for VLSI Physical Design Automation
    Shyu, Fong-Ming
    Cheng, Po-Hsun
    Chen, Sao-Jie
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2009, 5574 : 821 - +
  • [4] On Using Tabu Search for Design Automation of VLSI Systems
    John M. Emmert
    Sandeep Lodha
    Dinesh K. Bhatia
    [J]. Journal of Heuristics, 2003, 9 : 75 - 90
  • [5] On using tabu search for design automation of VLSI systems
    Emmert, JM
    Lodha, S
    Bhatia, DK
    [J]. JOURNAL OF HEURISTICS, 2003, 9 (01) : 75 - 90
  • [6] Interconnect-dominated VLSI design
    Ghosh, P
    Mangaser, R
    Mark, C
    Rose, K
    [J]. 20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 114 - 122
  • [7] VLSI DESIGN AUTOMATION - AN INTRODUCTION
    FEUER, M
    [J]. PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 5 - 9
  • [8] Facilitating interconnect-based VLSI design
    Mangaser, R
    Rose, K
    [J]. 1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION - MSE'97, PROCEEDINGS: DOING MORE WITH LESS IN A RAPIDLY CHANGING ENVIRONMENT, 1997, : 139 - 140
  • [9] Efficient extraction of the interconnect inductances for VLSI design
    Kurokawa, A
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 974 - 979
  • [10] VISUALIZATION IN A VLSI DESIGN AUTOMATION SYSTEM
    DEMARIS, DL
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (1-2) : 238 - 243