VORTEX REPRESENTATION FOR VERIFICATION

被引：0
|
作者：
WILLIAMSON, DL
机构：
来源：
BULLETIN OF THE AMERICAN METEOROLOGICAL SOCIETY | 1979年 / 60卷 / 05期
关键词：
D O I：
暂无
中图分类号：
P4 [大气科学（气象学）];
学科分类号：
0706 ; 070601 ;
摘要：
引用
收藏
页码：606 / 606
页数：1
相关论文
共 50 条
  • [31] State space representation for verification of open systems
    Aktug, Irem
    Gurov, Dilian
    ALGEBRAIC METHODOLOGY AND SOFTWARE TECHNOLOGY, PROCEEDINGS, 2006, 4019 : 5 - 20
  • [32] Digital technologies in architectural design, verification and representation
    Joklova, Viera
    Budreyko, Ekaterina
    2019 INTERNATIONAL CONFERENCE ON ENGINEERING TECHNOLOGIES AND COMPUTER SCIENCE (ENT): INNOVATION & APPLICATION, 2019, : 102 - 106
  • [33] Handwritten signature verification based on code representation
    Alekseev K.V.
    Egorova S.D.
    Pattern Recognition and Image Analysis, 2007, 17 (04) : 487 - 492
  • [34] Deep representation for partially occluded face verification
    Lei Yang
    Jie Ma
    Jian Lian
    Yan Zhang
    Houquan Liu
    EURASIP Journal on Image and Video Processing, 2018
  • [35] On the Representation and Verification of Cryptographic Protocols in a Theory of Action
    Delgrande, James P.
    Hunter, Aaron
    Grote, Torsten
    PST 2010: 2010 EIGHTH INTERNATIONAL CONFERENCE ON PRIVACY, SECURITY AND TRUST, 2010, : 39 - 45
  • [36] A Generic Intermediate Representation for Verification Condition Generation
    Montenegro, Manuel
    Pena, Ricardo
    Sanchez-Hernandez, Jaime
    LOGIC-BASED PROGRAM SYNTHESIS AND TRANSFORMATION (LOPSTR 2015), 2015, 9527 : 227 - 243
  • [37] Face Verification Using Sparse Representation Techniques
    Amidi, Yalda
    Sadeghi, Mohammad Taghi
    2012 SIXTH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), 2012, : 1175 - 1178
  • [38] SYMBOLIC LOGIC REPRESENTATION SPEEDS DESIGN VERIFICATION
    DMALINIAK, L
    ELECTRONIC DESIGN, 1994, 42 (19) : 58 - &
  • [39] Logical Representation of Maintenance Procedures for Verification and Analysis
    Reed, Sean
    Lofstrand, Magnus
    2016 11TH SYSTEMS OF SYSTEM ENGINEERING CONFERENCE (SOSE), IEEE, 2016,
  • [40] Variable order verification use of logic representation
    Prasad, PWC
    Dominic, MM
    Singh, AK
    DIGITAL LIBRARIES: TECHNOLOGY AND MANAGEMENT OF INDIGENOUS KNOWLEDGE FOR GLOBAL ACCESS, 2003, 2911 : 689 - 689
12345