共 50 条
- [1] Verification Condition Generation for Hybrid Systems 2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 238 - 247
- [2] A Generalized Approach to Verification Condition Generation 2018 IEEE 42ND ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE (COMPSAC), VOL 1, 2018, : 194 - 203
- [3] An improved intermediate representation for datapath generation ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 88 - 94
- [4] Verification of PLC program using a generic intermediate language (IML) DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 2956 - 2960
- [5] Verification condition generation via theorem proving LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING, PROCEEDINGS, 2006, 4246 : 362 - 376
- [6] Verification Condition Generation for Conditional Information Flow FMSE'07: PROCEEDINGS OF THE 2007 ACM WORKSHOP ON FORMAL METHODS IN SECURITY ENGINEERING, 2007, : 2 - 11
- [7] Generic Obstacle Detection for Mobile Devices Using a Dynamic Intermediate Representation PROCEEDINGS OF THE SECOND INTERNATIONAL AFRO-EUROPEAN CONFERENCE FOR INDUSTRIAL ADVANCEMENT (AECIA 2015), 2016, 427 : 629 - 639
- [9] Comparing Verification Condition Generation with Symbolic Execution: An Experience Report VERIFIED SOFTWARE: THEORIES, TOOLS, EXPERIMENTS, 2012, 7152 : 196 - 208
- [10] Leveraging Compiler Intermediate Representation for Multi- and Cross-Language Verification VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, VMCAI 2020, 2020, 11990 : 90 - 111