A BICMOS 32-BIT EXECUTION UNIT FOR 70MHZ VLSI COMPUTER

被引：0
|
作者：
TANAKA, S
HOTTA, T
IWAMURA, M
YAMAUCHI, T
BANDOH, T
HOTTA, A
NAKANO, T
IWAMOTO, S
ADACHI, S
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：261 / 264
页数：4
相关论文
共 50 条
  • [31] AN NMOS-VLSI PROCESS FOR FABRICATION OF A 32-BIT CPU CHIP
    MIKKELSON, JM
    HALL, LA
    MALHOTRA, AK
    SECCOMBE, SD
    WILSON, MS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 542 - 547
  • [32] 32-BIT MU-P SPEEDS CODE DESIGN AND EXECUTION
    RIPPS, D
    MUSHINSKY, B
    EDN, 1985, 30 (15) : 163 - 168
  • [33] $49 Buys a 200-MHz, 32-bit StrongARM RISC
    不详
    COMPUTER DESIGN, 1996, 35 (04): : 114 - 114
  • [34] A 250-MHz, 32-bit quantum MOS correlator prototype
    Kulkarni, S
    Bhattacharya, M
    González, AF
    Mazumder, P
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1501 - 1504
  • [35] A complementary GaAs (CGaAsT™) 32-bit multiply accumulate unit
    Kelley, MJ
    Postiff, MA
    Strong, TD
    Brown, RB
    Mudge, TN
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1507 - 1511
  • [36] 32-bit processing unit for embedded space flight applications
    Stachetti, V
    Gaisler, J
    Goller, G
    LeGargasson, C
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 873 - 878
  • [37] High performance 32-bit VLSI processor for the NEAX61E
    Hayashi, Takao
    Saita, Yasuaki
    Ohno, Toshiaki
    Morita, Takashi
    Yoshida, Shinji
    Fukuda, Takuma
    Ikeda, Renya
    NEC Research and Development, 1988, (91): : 37 - 43
  • [38] 32-bit processing unit for embedded space flight applications
    Stachetti, V
    Gaisler, J
    Goller, G
    LeGargasson, C
    RADECS 95 - THIRD EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1996, : 212 - 217
  • [39] 32-BIT COMPUTER FOR LARGE MEMORY APPLICATIONS ON THE FASTBUS.
    Kellner, R.
    Hong, J.P.
    Blossom, J.M.
    IEEE Transactions on Nuclear Science, 1985, NS-32 (04) : 1306 - 1308
  • [40] The VCUSRC II: A full-custom VLSI 32-bit RISC processor
    Kim, A
    Weistroffer, GR
    Grammer, DM
    Klenke, RH
    FOURTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2001, : 201 - 204
12345