A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING DIGITAL WORDS

被引：4

作者：

SAHA, AR ^{[1
]}

MAZUMDER, BC ^{[1
]}

机构：

[1] WEBEL RES & DEV CTR,CALCUTTA 700088,INDIA

来源：

PROCEEDINGS OF THE IEEE | 1982年 / 70卷 / 02期

关键词：

D O I：

10.1109/PROC.1982.12265

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：200 / 201

页数：2

共 50 条

[1] A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING CODES AND FREQUENCY MULTIPLICATION
SAHA, AR
MAZUMDER, BC
PROCEEDINGS OF THE IEEE, 1981, 69 (04) : 472 - 473
[2] A digital phase-locked loop for frequency detection
Werter, JM
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1252 - 1255
[3] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
MAKSAKOV, VP
RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
[4] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
1884, (17):
[5] DIGITAL PHASE-LOCKED LOOP MODELS
BELYKH, VN
RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
[6] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
TOKUNAGA, M
SASASE, I
MORI, S
IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
[7] A design method for digital phase-locked loop
Ru Jiyuan
Liu Yujia
Xue Wei
PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
[8] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[9] Frequency jitter of a digital phase-locked loop and comparison with a modified CRB
Kandeepan, S
Reisenfeld, S
ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 96 - 100
[10] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
RUSSO, F
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94

← 1 2 3 4 5 →