TYPE-D FLIP-FLOP DEBOUNCES SINGLE-THROW SWITCHES

被引：0
|
作者：
MURUGESAN, S
机构：
来源：
EDN MAGAZINE-ELECTRICAL DESIGN NEWS | 1978年 / 23卷 / 12期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：134 / 134
页数：1
相关论文
共 50 条
  • [31] PSEUDO-MICHAELIAN KINETICS AND FLIP-FLOP TYPE MECHANISMS
    GACHE, C
    FEBS LETTERS, 1974, 49 (01) : 5 - 9
  • [32] A symmetric D flip-flop based PUF with improved uniqueness
    Khan, Sajid
    Shah, Ambika Prasad
    Chouhan, Shailesh Singh
    Gupta, Neha
    Pandey, Jai Gopal
    Vishvakarma, Santosh Kumar
    MICROELECTRONICS RELIABILITY, 2020, 106
  • [33] A FLIP-FLOP SENSOR ARRAY WITH ON-SPOT A/D CONVERSION
    WOUTERS, SE
    LIAN, WJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) : 627 - 634
  • [34] Accuracy Analysis for Stochastic Circuits with D Flip-Flop Insertion
    Zhong, Kuncai
    Qian, Weikang
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 598 - 603
  • [35] ADDED FLIP-FLOP STABILIZES A-D CONVERTERS OUTPUT
    DANIELSSON, PE
    ELECTRONICS-US, 1969, 42 (26): : 76 - +
  • [36] H/D exchange pathways: Flip-flop and relay processes
    Tian, Zhixin
    Reed, Dana R.
    Kass, Steven R.
    INTERNATIONAL JOURNAL OF MASS SPECTROMETRY, 2015, 377 : 130 - 138
  • [37] A Secure D Flip-Flop against Side Channel Attacks
    Vaquie, Bruno
    Tiran, Sebastien
    Maurine, Philippe
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 331 - 340
  • [38] Secure D flip-flop against side channel attacks
    Vaquie, B.
    Tiran, S.
    Maurine, P.
    IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (05) : 347 - 354
  • [39] All-optical flip-flop memory based on two coupled polarisation switches
    Liu, Y
    Hill, MT
    de Waardt, H
    Khoe, GD
    Lenstra, D
    Dorren, HJS
    ELECTRONICS LETTERS, 2002, 38 (16) : 904 - 906
  • [40] A low-power and high-speed D flip-flop using a single latch
    Chang, RC
    Hsu, LC
    Sun, MC
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (01) : 51 - 55
12345