TRANSISTORIZED SAMPLE-AND-HOLD CIRCUIT

被引：0
|
作者：
STAMPER, H
机构：
来源：
ELECTRONIC ENGINEERING | 1968年 / 40卷 / 484期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：342 / &
相关论文
共 50 条
  • [41] An auto-zero sample-and-hold circuit in 0.8μm CMOS
    Ferreira, LHC
    Pimenta, TC
    Moreno, RL
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 510 - 513
  • [42] IMPROVED SAMPLE-AND-HOLD UNIT
    PITKIN, ET
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1971, AC16 (05) : 516 - &
  • [43] A Low Power Sample-and-Hold Circuit with Improved Dynamic Bias for Pipelined ADC
    Zhou, Xiaodan
    Li, Zehao
    Wang, Yujie
    Zhou, Xiong
    Yang, Shiheng
    Liu, Jiaxin
    Li, Qiang
    2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 189 - 192
  • [44] A sample-and-hold circuit with very low gain error for time interleaving applications
    Centurelli, Francesco
    Simonetti, Andrea
    Trifiletti, Alessandro
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 456 - 459
  • [45] 10 BIT 200MSPS GAAS BIFET SAMPLE-AND-HOLD CIRCUIT
    YU, J
    BECCUE, S
    HO, WJ
    ZAMPARDI, P
    CHANG, MF
    WANG, KC
    ELECTRONICS LETTERS, 1995, 31 (16) : 1335 - 1337
  • [46] Front-end Circuit without Sample-and-hold Amplifier for Pipelined ADC
    Chen D.
    Zhang R.
    Cao L.
    Chen Z.
    Zeng J.
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (10): : 86 - 91
  • [47] A low-voltage low-power CMOS sample-and-hold circuit
    Zheng, XY
    Guo, SB
    Wang, J
    Qiu, YL
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 552 - 555
  • [48] A CMOS miller hold capacitance sample-and-hold circuit to reduce charge sharing effect and clock feedthrough
    Xu, WZ
    Friedman, EG
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 92 - 96
  • [49] GAIN-COMPENSATED SAMPLE-AND-HOLD CIRCUIT FOR HIGH-FREQUENCY APPLICATION
    DICATALDO, G
    PALMISANO, G
    PALUMBO, G
    ELECTRONICS LETTERS, 1993, 29 (15) : 1347 - 1348
  • [50] A precision CMOS sample-and-hold circuit with low temperature drift for integrated transducers
    Chan, PK
    Cui, J
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 145 - 148
12345