DELAY OPTIMIZATION OF DIGITAL CMOS VLSI CIRCUITS BY TRANSISTOR REORDERING

被引：8
|
作者：
CARLSON, BS [1 ]
LEE, SJ [1 ]
机构：
[1] SUNY STONY BROOK,NSF,CTR DESIGN ANALOG DIGITAL INTEGRATED CIRCUITS,STONY BROOK,NY 11794
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1995年 / 14卷 / 10期
关键词：
D O I：
10.1109/43.466335
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the effects of transistor reordering on the delay of CMOS digital circuits are investigated, and an efficient method which uses transistor reordering for the delay optimization of CMOS circuits is presented. The proposed technique achieves significant reduction in propagation delays with little effect an layout area and power dissipation, The technique can be coupled with transistor sizing to achieve the desired improvement in circuit delay. Experimental results for benchmark circuits are given in 2.0, 1.2, and 0.8 mu m CMOS technologies. The average improvement in delay for the 20 benchmarks used in this paper is 9.1%.
引用
收藏
页码：1183 / 1192
页数：10
相关论文
共 50 条
  • [41] Delay fault models for VLSI circuits
    Pomeranz, I
    Reddy, SM
    [J]. INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 21 - 40
  • [42] Modelling noise and delay in VLSI circuits
    Pamunuwa, D
    Elassaad, S
    Tenhunen, H
    [J]. ELECTRONICS LETTERS, 2003, 39 (03) : 269 - 271
  • [43] Simplified current and delay models for deep submicron CMOS digital circuits
    Mansour, MM
    Shanbhag, NR
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 109 - 112
  • [44] PIECEWISE-LINEAR TIMING DELAY MODELING FOR DIGITAL CMOS CIRCUITS
    DENG, AC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (10): : 1330 - 1334
  • [45] Input reordering for power and delay optimization
    Hashimoto, M
    Onodera, H
    Tamaru, K
    [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 194 - 198
  • [46] Conservative modeling of the contribution of spurious transitions to power dissipation in digital CMOS VLSI circuits
    Tretz, C
    Zukowski, C
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 317 - 320
  • [47] Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits
    Acosta, Antonio J.
    Mora, Jose M.
    Castro, Javier
    Parra, Pilar
    [J]. VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [48] Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits
    Alvandpour, A
    Larsson-Edefors, P
    Svensson, C
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 245 - 249
  • [49] Digital CMOS Circuits
    Emilio, Maurizio Di Paolo
    [J]. ELECTRONICS WORLD, 2014, 120 (1937): : 38 - 39
  • [50] Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in CMOS VLSI Circuits
    V. Leela Rani
    M. Madhavi Latha
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 4139 - 4152
12345