HIGH-SPEED HARDWARE DECODER FOR DOUBLE-ERROR-CORRECTING BINARY BCH CODES

被引:17
|
作者
WEI, SW
WEI, CH
机构
来源
关键词
D O I
10.1049/ip-i-2.1989.0033
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:227 / 231
页数:5
相关论文
共 50 条
  • [21] Fast decoder for triple-error-correcting primitive binary BCH codes with odd m
    Lu, EH
    Cheng, YC
    Lu, PC
    [J]. IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (02): : 60 - 64
  • [23] A High-Speed Two-Cell BCH Decoder for Error Correcting in MLC NOR Flash Memories
    Wang Xueqiang
    Pan Liyang
    Wu Dong
    Hu Chaohong
    Zhou Runde
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 865 - 869
  • [24] A High-Speed Real-Time Binary BCH Decoder
    Wei, Shyue-Win
    Wei, Che-Ho
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1993, 3 (02) : 138 - 147
  • [25] Decoding double-error-correcting Reed-Solomon codes
    Fenn, STJ
    Benaissa, M
    Taylor, D
    [J]. IEE PROCEEDINGS-COMMUNICATIONS, 1995, 142 (06): : 345 - 348
  • [26] AN ALGORITHM OF COMPLETE DECODING OF DOUBLE-ERROR-CORRECTING GOPPA CODES
    FENG, GL
    TZENG, KK
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1986, 228 : 154 - 160
  • [27] ON THE 2ND GENERALIZED HAMMING WEIGHT OF THE DUAL CODE OF A DOUBLE-ERROR-CORRECTING BINARY BCH CODE
    SHIM, CS
    CHUNG, HB
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1995, 41 (03) : 805 - 808
  • [28] Decoding double-error-correcting Reed-Solomon codes
    Univ of Huddersfield, West Yorkshire, United Kingdom
    [J]. IEE Proc Commun, 6 (345-348):
  • [29] An Enhanced Decoder for Multiple-Bit Error Correcting BCH Codes
    Wei, Hupo
    Cui, Xiaole
    Zhang, Qiang
    Jin, Yufeng
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [30] A new look at double error correcting BCH codes
    Crepeau, PJ
    [J]. MILCOM 96, CONFERENCE PROCEEDINGS, VOLS 1-3, 1996, : 426 - 430