共 50 条
- [41] On static compaction of test sequences for synchronous sequential circuits [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
- [42] An efficient test relaxation technique for synchronous sequential circuits [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
- [43] INTEGRATED MAGNETIC CIRCUITS FOR SYNCHRONOUS SEQUENTIAL LOGIC MACHINES [J]. BELL SYSTEM TECHNICAL JOURNAL, 1960, 39 (02): : 295 - 332
- [44] On finding undetectable and redundant faults in synchronous sequential circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 498 - 503
- [45] FPGA based fault emulation of synchronous sequential circuits [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
- [48] Built-in test generation for synchronous sequential circuits [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426