CACHE MEMORY ORGANIZATION TO ENHANCE THE YIELD OF HIGH-PERFORMANCE VLSI PROCESSORS

被引：42
|
作者：
SOHI, GS
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 04期
关键词：
D O I：
10.1109/12.21141
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：484 / 492
页数：9
相关论文
共 50 条
  • [1] Cache memory organization to enhance the yield of high-performance VLSI processors
    Sohi, Gurindar S.
    IEEE Transactions on Computers, 1992, v (0n) : 484 - 492
  • [2] Memory organization for improved data cache performance in embedded processors
    Panda, PR
    Dutt, ND
    Nicolau, A
    9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 90 - 95
  • [3] Adaptive cache compression for high-performance processors
    Alameldeen, AR
    Wood, DA
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 212 - 223
  • [4] On the yield of VLSI processors with on-chip CPU cache
    Nikolos, D
    Vergos, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (10) : 1138 - 1144
  • [5] HIGH-PERFORMANCE VLSI MEMORY SYSTEM
    LOB, CG
    REED, MJ
    FUCETOLA, JP
    LUDWIG, MA
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 14 - 20
  • [6] UNIFIED SCHEDULING OF HIGH-PERFORMANCE PARALLEL VLSI PROCESSORS FOR ROBOTICS
    KIM, B
    KAMEYAMA, M
    HIGUCHI, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (06) : 904 - 910
  • [7] The Cache-Core Architecture to Enhance the Memory Performance on Multi-Core Processors
    Mori, Yosuke
    Kise, Kenji
    2009 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT 2009), 2009, : 445 - 450
  • [8] A design of low leakage cache memory cell for high performance processors
    Gupta, Monica
    Gupta, Kirti
    Pandey, Neeta
    JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2019, 40 (02): : 279 - 290
  • [9] A SYSTEM FOR DESIGNING, SIMULATING, AND TESTING HIGH-PERFORMANCE VLSI SIGNAL PROCESSORS
    OWENS, RM
    IRWIN, MJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (03) : 420 - 428
  • [10] Yield enhanced routing for high-performance VLSI designs
    Venkataraman, A
    Chen, HH
    Koren, I
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS III, 1997, 3216 : 51 - 60
12345