USING DECISION TREES FOR THE MINIMIZATION OF MULTIPLE-VALUED FUNCTIONS

被引：6
|
作者：
LLORIS, A [1 ]
GOMEZ, JF [1 ]
ROMAN, R [1 ]
机构：
[1] UNIV GRANADA,DEPT FIS APLICADA,E-18071 GRANADA,SPAIN
来源：
INTERNATIONAL JOURNAL OF ELECTRONICS | 1993年 / 75卷 / 06期
关键词：
D O I：
10.1080/00207219308907180
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a simple procedure for the approximate minimization of multiple-valued functions using multiple-valued decision trees. The proposed procedure is compared with a near-absolute procedure, using for the test four-valued functions of four variables. The results show a great advantage for our procedure with respect to the CPU time needed.
引用
收藏
页码：1035 / 1041
页数：7
相关论文
共 50 条
  • [31] Maximally Asymmetric Multiple-Valued Functions
    Butler, Jon T.
    Sasao, Tsutomu
    [J]. 2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, : 188 - 193
  • [32] Multiple-valued circuit test method using decision diagram
    Pan, ZL
    [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 1, 2005, : 120 - 123
  • [33] Representations of multiple-output switching functions using multiple-valued pseudo-Kronecker decision diagrams
    Babu, HMH
    Sasao, T
    [J]. 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 147 - 152
  • [34] Basic multiple-valued functions using recharge CMOS logic
    Berg, Y
    Aunet, S
    Noess, O
    Mirmotahari, O
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 346 - 351
  • [35] Minimization of multiple-valued logic expressions with Kleenean coefficients
    Hata, Y
    Hozumi, T
    Yamato, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (03) : 189 - 195
  • [36] Minimization algorithms for multiple-valued programmable logic arrays
    [J]. Tirumalai, Parthasarathy P., 1600, (40):
  • [37] Mapping Decision Diagrams for Multiple-Valued Logic Functions into Threshold Logic Networks
    Stankovic, Milena
    Stojkovic, Suzana
    Moraga, Claudio
    [J]. 2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 111 - 116
  • [38] A Multiple-Valued Decision-Diagram-Based Approach to Solve Dynamic Fault Trees
    Mo, Yuchang
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2014, 63 (01) : 81 - 93
  • [39] Mod-p decision diagrams: A data structure for multiple-valued functions
    Sack, H
    Dubrova, E
    Meinel, C
    [J]. 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 233 - 238
  • [40] Functional Decomposition of Symmetric Multiple-Valued Functions and Their Compact Representation in Decision Diagrams
    Nagayama, Shinobu
    Sasao, Tsutomu
    Butler, Jon T.
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (08) : 922 - 929
12345