MULTIPLE-VALUED CCD CIRCUITS

被引：6

作者：

BUTLER, JT ^{[1
]}

KERKHOFF, HG ^{[1
]}

机构：

[1] TWENTE UNIV TECHNOL,IC TECHNOL & ELECTR GRP,ENSCHEDE,NETHERLANDS

来源：

COMPUTER | 1988年 / 21卷 / 04期

关键词：

D O I：

10.1109/2.51

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：58 / 69

页数：12

共 50 条

[31] CURRENT-MODE CMOS MULTIPLE-VALUED LOGIC-CIRCUITS
CURRENT, KW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 95 - 107
[32] Multiple-valued logic devices using single-electron circuits
Yamada, T
Amemiya, Y
[J]. SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 607 - 611
[33] CONTROL MEMORY WORD WIDTH OPTIMIZATION USING MULTIPLE-VALUED CIRCUITS
SILIO, CB
PUGSLEY, JH
JENG, BA
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (02) : 148 - 153
[34] A novel multiple-valued CMOS flip-flop employing multiple-valued clock
Xia, YS
Wang, LY
Almaini, AEA
[J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 237 - 242
[35] Easily testable multiple-valued logic circuits derived from Reed-Muller circuits
Dubrova, EV
Muzio, JC
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (11) : 1285 - 1289
[36] A Novel Multiple-Valued CMOS Flip-Flop Employing Multiple-Valued Clock
Yin-Shui Xia
Lun-Yao Wang
A. E. A. Almaini
[J]. Journal of Computer Science and Technology, 2005, 20 : 237 - 242
[37] DESIGN OF ROBUST-FAULT-TOLERANT MULTIPLE-VALUED ARITHMETIC CIRCUITS AND THEIR EVALUATION
KASUGA, T
KAMEYAMA, M
HIGUCHI, T
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 428 - 435
[38] A Multiple-Valued Algebra for Modeling MOS VLSI Circuits at Switch-Level
胡谋
[J]. Journal of Computer Science & Technology, 1992, (02) : 175 - 184
[39] MULTIPLE-VALUED LOGIC FOR OPTOELECTRONICS
ABRAHAM, G
[J]. OPTICAL ENGINEERING, 1986, 25 (01) : 3 - 13
[40] Design methodology of multiple-valued logic voltage-mode storage circuits
Thoidis, I
Soudris, D
Karafyllidis, I
Thanailakis, A
Stouraitis, T
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128

← 1 2 3 4 5 →