VLSI IMPLEMENTATION OF DIGIT-SERIAL ARITHMETIC MODULES

被引：1

作者：

BISDOUNIS, L

METAFAS, DE

MARAS, AM

MAVRIDIS, C

机构：

[1] UNIV PATRAS,DEPT ELECT ENGN,VLSI DESIGN LAB,GR-26110 PATRAI,GREECE

[2] UNIV CRETE,DEPT ELECTR & COMP ENGN,GR-73100 KHANIA,GREECE

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 39卷 / 2-5期

关键词：

D O I：

10.1016/0165-6074(93)90099-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes an implementation of arithmetic modules which is based on the transmission of arithmetic data serially one digit at a time. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach.

引用

页码：251 / 254

页数：4

共 50 条

[1] Vlsi design of digit-serial FPGA architecture
Lee, HH
Sobelman, GE
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (01) : 17 - 52
[2] DESIGNING SYSTOLIC ARRAYS USING DIGIT-SERIAL ARITHMETIC
CORBETT, P
HARTLEY, R
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01): : 62 - 65
[3] Digital signal processing with digit-serial RNS arithmetic
Jenkins, WK
Liu, R
[J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 537 - 540
[4] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS
Dawoud, D. S.
Masupa, S.
[J]. SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
[5] Design and FPGA implementation of digit-serial FIR filters
Universidad Politecnica de Valencia, Valencia, Spain
[J]. Proc IEEE Int Conf Electron Circuits Syst, (191-194):
[6] The implementation of digit-serial FIR filters based on FPGA
Li, L
Lou, SQ
Liu, XL
Liu, J
[J]. IEEE 2005 International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications Proceedings, Vols 1 and 2, 2005, : 419 - 422
[7] Design and FPGA implementation of digit-serial fir filters
Dawoud, DS
Masupe, S
[J]. 2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
[8] Digit-serial implementation of LDI/LDD allpass filters
Landernäs, K
Holmberg, J
Harnefors, L
Vesterbacka, M
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 684 - 687
[9] On producing exactly rounded results in digit-serial on-line arithmetic
Parhami, B
[J]. CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 889 - 893
[10] FPGA-based FIR filters using digit-serial arithmetic
Lee, HH
Sobelman, GE
[J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 225 - 228

← 1 2 3 4 5 →