A DIFFERENTIAL PLL ARCHITECTURE FOR HIGH-SPEED DATA RECOVERY

被引：0
|
作者：
CO, RS
LIANG, JC
OUYANG, KW
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：137 / 140
页数：4
相关论文
共 50 条
  • [1] Phase detector for PLL-based high-speed data recovery
    Tang, YH
    Geiger, RL
    ELECTRONICS LETTERS, 2002, 38 (23) : 1417 - 1419
  • [2] Test evaluation and data on defect-oriented BIST architecture for high-speed PLL
    Kim, SW
    Soma, M
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 830 - 837
  • [3] A novel half-rate architecture for high-speed clock and data recovery
    He, QR
    Feng, MT
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 351 - 354
  • [4] A non-sequential phase detector for PLL-based high-speed data/clock recovery
    Tang, YH
    Geiger, RL
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 428 - 431
  • [5] A 1/8-rate clock and data recovery architecture for high-speed communication systems
    Sameni, P
    Mirabbasi, S
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 305 - 308
  • [6] Data flow architecture for high-speed optical processors
    Bauchert, KA
    Serati, SA
    OPTICAL PATTERN RECOGNITION IX, 1998, 3386 : 50 - 58
  • [7] A RISC ARCHITECTURE FOR HIGH-SPEED DATA-ACQUISITION
    GRIBBLE, DL
    HERZOG, JH
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1994, 43 (03) : 457 - 462
  • [8] A PARALLEL ARCHITECTURE FOR HIGH-SPEED DATA-COMPRESSION
    STORER, JA
    REIF, JH
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 13 (02) : 222 - 227
  • [9] A shift register architecture for high-speed data sorting
    Lee, CY
    Tsai, JM
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 11 (03): : 273 - 280
  • [10] Design of high-speed clock and data recovery circuits
    Tan Kok-Siang
    Mohd-Shahiman Sulaiman
    Chuah Hean-Teik
    Manoj Sachdev
    Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
12345