共 50 条
- [1] Physical design CAD in deep sub-micron era EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 350 - 355
- [3] Performance Analysis of Parallel Adders in Sub-Micron and Deep Sub-Micron Technologies 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
- [4] Simulation of monolithic active pixels in deep sub-micron technologies NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2002, 487 (1-2): : 181 - 187
- [6] MICRON AND SUB-MICRON LITHOGRAPHY FOR VLSI DEVICE FABRICATION SCANNING ELECTRON MICROSCOPY, 1981, : 343 - 350
- [7] ESD CHARACTERISTICS OF GGNMOS DEVICE IN DEEP SUB-MICRON CMOS TECHNOLOGY PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), 2016, : 327 - 331
- [8] Device design methodology and reliability strategy for deep sub-micron technology 1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 147 - 152
- [9] Jitter in deep sub-micron interconnect IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 84 - 89
- [10] Deep sub-micron chip development NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2006, 569 (01): : 98 - 101