NOTE ON DIGITAL-SUMMATION THRESHOLD-LOGIC GATES

被引:0
|
作者
PRATAPAR.VC [1 ]
NEELAKANTASWAMY, PS [1 ]
机构
[1] INDIAN INST TECHNOL, DEPT ELECT ENGN, MADRAS 600036, INDIA
关键词
D O I
10.1049/piee.1974.0253
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
下载
收藏
页码:1085 / 1086
页数:2
相关论文
共 50 条
  • [31] THRESHOLD-LOGIC INSTRUMENTATION TO IDENTIFY SIGNAL-ARRIVAL ORDER
    PRATAPAREDDY, VCV
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1976, 25 (03) : 268 - 270
  • [32] Delay analysis of neuron-MOS and Capacitive Threshold-Logic
    Celinski, P
    Al-Sarawi, S
    Abbott, D
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 932 - 935
  • [33] COMPOUND SYNTHESIS OF THRESHOLD-LOGIC NETWORK FOR REALIZATION OF GENERAL BOOLEAN FUNCTIONS
    SHENG, CL
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (06): : 798 - +
  • [34] Synthesis of Threshold Logic Gates to Nanoelectronics
    Neutzling, Augusto
    Martins, Mayler G. A.
    Ribas, Renato P.
    Reis, Andre, I
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [35] Differential implementations of threshold logic gates
    Beiu, V
    Quintana, JM
    Avedilo, MJ
    Andonie, R
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 489 - 492
  • [36] Digital Microfluidic Logic Gates
    Zhao, Yang
    Xu, Tao
    Chakrabarty, Krishnendu
    NANO-NET, 2009, 3 : 54 - 60
  • [37] SYNTHESIS OF THRESHOLD-LOGIC NETWORKS USING KARNAUGH-MAPPING TECHNIQUES
    HURST, SL
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1972, 119 (08): : 1119 - &
  • [38] State-of-the-art in CMOS threshold-logic VLSI gate implementations and applications
    Celinski, P
    Cotofana, SD
    López, JF
    Al-Sarawi, S
    Abbott, D
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 53 - 64
  • [39] A WORST-CASE ANALYSIS OF TUNNEL-DIODE THRESHOLD-LOGIC DESIGN
    CHEN, YB
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1965, 53 (01): : 103 - &
  • [40] Design of basic logic gates using optical threshold logic
    Sarkar, Mili
    Chakraborty, Rijuparna
    Taki, Gouranga Sundar
    Chakraborty, Ajoy Kumar
    ENGINEERING RESEARCH EXPRESS, 2021, 3 (03):