共 50 条
- [32] Delay analysis of neuron-MOS and Capacitive Threshold-Logic ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 932 - 935
- [33] COMPOUND SYNTHESIS OF THRESHOLD-LOGIC NETWORK FOR REALIZATION OF GENERAL BOOLEAN FUNCTIONS IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (06): : 798 - +
- [34] Synthesis of Threshold Logic Gates to Nanoelectronics 2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
- [35] Differential implementations of threshold logic gates SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 489 - 492
- [37] SYNTHESIS OF THRESHOLD-LOGIC NETWORKS USING KARNAUGH-MAPPING TECHNIQUES PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1972, 119 (08): : 1119 - &
- [38] State-of-the-art in CMOS threshold-logic VLSI gate implementations and applications VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 53 - 64
- [39] A WORST-CASE ANALYSIS OF TUNNEL-DIODE THRESHOLD-LOGIC DESIGN PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1965, 53 (01): : 103 - &
- [40] Design of basic logic gates using optical threshold logic ENGINEERING RESEARCH EXPRESS, 2021, 3 (03):