共 50 条
- [2] A capacitive threshold-logic gate [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1141 - 1150
- [4] A Balanced Capacitive Threshold-Logic Gate [J]. Analog Integrated Circuits and Signal Processing, 2004, 40 : 61 - 69
- [6] On the Design of Nanoscale CMOS Threshold-Logic Adders [J]. 2018 15TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES (SSD), 2018, : 1037 - 1040
- [7] Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (02): : 436 - 442
- [8] VLSI implementations of threshold logic - A comprehensive survey [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05): : 1217 - 1243
- [9] OTRA, its implementations and applications: a state-of-the-art review [J]. Analog Integrated Circuits and Signal Processing, 2018, 97 : 281 - 311