共 50 条
- [41] DETECTION OF FAILURES IN COMBINATIONAL DIGITAL CIRCUITS [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1971, 118 (05): : 643 - +
- [42] FAULT-DETECTION IN BILATERAL ARRAYS OF COMBINATIONAL CELLS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (12) : 1206 - 1213
- [46] FAULT-DETECTION IN TFCMOS DFCMOS COMBINATIONAL GATES [J]. INTEGRATION-THE VLSI JOURNAL, 1993, 15 (02) : 201 - 227
- [49] ALGORITHMS FOR SYNTHESIZING SINGLE TIER COMBINATIONAL-CIRCUITS FROM PLAS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1987, (05): : 62 - 67
- [50] TESTING FOR INTERMITTENT FAILURES IN COMBINATIONAL CIRCUITS BY MINIMIZING THE MEAN TESTING TIME FOR A GIVEN TEST QUALITY. [J]. IAHS-AISH Publication (International Association of Hydrological Sciences-Association Internationale des Sciences Hydrologiques), 1978, : 155 - 161