A NEW APPROACH TO THE DESIGN OF TESTABLE PLAS

被引：0
|
作者：
REDDY, SM [1 ]
HA, DS [1 ]
机构：
[1] VIRGINIA POLYTECH INST & STATE UNIV, DEPT ELECT ENGN, BLACKSBURG, VA 24061 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1987年 / 36卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：201 / 211
页数：11
相关论文
共 50 条
  • [1] ON THE DESIGN OF PSEUDOEXHAUSTIVE TESTABLE PLAS
    HA, DS
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 468 - 472
  • [2] IDDQ testable design of static CMOS PLAs
    Hashizume, M
    Hoshika, H
    Yotsuyanagi, H
    Tamesada, T
    2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 70 - 75
  • [3] A heuristic approach for design of easily testable PLAs using pass transistor logic
    Islam, MR
    Hasan, HM
    Mustafa, MAR
    Shahriar, MS
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 90 - 93
  • [4] Configurations for IDDQ-testable PLAs
    Sachdev, M
    Kerkhoff, H
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (02): : 58 - 65
  • [5] Configurations for IDDQ-testable PLAs
    Philips Research Laboratories, Eindhoven, Netherlands
    不详
    IEEE Des Test Comput, 2 (58-65):
  • [6] I-DDQ testable dynamic PLAs
    Sachdev, M
    Kerkhoff, H
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 17 - 22
  • [7] SCHEME FOR DESIGNING CONCURRENT CHECKING AND EASILY TESTABLE PLAS
    TAO, DL
    LALA, PK
    HARTMANN, CRP
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (06): : 442 - 450
  • [8] A test implementation approach for VLSI testable design
    Du, J
    Zhao, YF
    Yu, LX
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2086 - 2089
  • [9] A NEW APPROACH TO THE DESIGN OF BUILT-IN SELF-TESTING PLAS FOR HIGH FAULT COVERAGE
    UPADHYAYA, SJ
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 60 - 67
  • [10] A PARTITION AND RESYNTHESIS APPROACH TO TESTABLE DESIGN OF LARGE CIRCUITS
    KANJILAL, S
    CHAKRADHAR, ST
    AGRAWAL, VD
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) : 1268 - 1276
12345