Automating the sizing of analog CMOS circuits by consideration of structural constraints

被引：10
|
作者：
Schwencker, R [1 ]
Eckmueller, J [1 ]
Graeb, H [1 ]
Antreich, K [1 ]
机构：
[1] Tech Univ Munich, Inst Elect Design Automat, D-80290 Munich, Germany
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/DATE.1999.761141
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a method for the automatic sizing of analog integrated circuits is presented. Basic sizing rules, representing circuit knowledge, are set up before the sizing and are introduced as structural constraints into the sizing process. Systematic consideration of these structural constraints during the automatic sizing prevents pathologically sized circuits and speeds up the automatic sizing. The sizing is done with a sensitivity-based, iterative trust region method.
引用
收藏
页码：323 / 327
页数：5
相关论文
共 50 条
  • [1] Sizing low-voltage CMOS analog circuits
    Jespers, P. G. A.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 752 - 755
  • [2] Spicedim - A CAD Tool for Supporting Circuit Sizing of Analog CMOS Circuits
    Batas, Daniel
    Knaak, Stefan
    Fiedler, Horst
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 351 - 354
  • [3] Influence of the operating regimes of MOS transistors on the sizing and optimization of CMOS analog integrated Circuits
    Lberni, Abdelaziz
    Sallem, Amin
    Marktani, Malika Alami
    Masmoudi, Nouri
    Ahaitouf, Abdelaziz
    Ahaitouf, Ali
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 143
  • [4] Automating the CMOS Gate Sizing For Reduced Power/Energy
    Beg, Azam
    PROCEEDINGS OF 2014 12TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY, 2014, : 193 - 196
  • [5] Synthesis of analog CMOS circuits
    Shanker, KR
    Vasudevan, V
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 439 - 444
  • [6] Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization
    S. Mallick
    R. Kar
    D. Mandal
    S. P. Ghoshal
    International Journal of Machine Learning and Cybernetics, 2017, 8 : 309 - 331
  • [7] Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization
    Mallick, S.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2017, 8 (01) : 309 - 331
  • [8] Modeling and sizing of non-linear CMOS analog circuits used in mixed signal systems
    Kundu, Sudip
    Sarkar, Siddhartha
    Mandal, Pradip
    Islam, Aminul
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (01) : 95 - 109
  • [9] Modeling and sizing of non-linear CMOS analog circuits used in mixed signal systems
    Sudip Kundu
    Siddhartha Sarkar
    Pradip Mandal
    Aminul Islam
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 95 - 109
  • [10] Transistor sizing for low power CMOS circuits
    Borah, M
    Owens, RM
    Irwin, MJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 665 - 671
12345