Design considerations of high voltage RESURF nLDMOS: An analytical and numerical study

被引：5
|
作者：
Abouelatta-Ebrahim, Mohamed [1 ,2 ]
Shaker, Ahmed [1 ]
Sayah, Gihan T. [3 ]
Gontrand, Christian [2 ]
Zekry, Abdelhalim [1 ]
机构：
[1] Ain Shams Univ, Fac Engn, Cairo 11517, Egypt
[2] Univ Lyon, INL, INSA Lyon, UMR5270,CNRS, F-69621 Villeurbanne, France
[3] Nucl Mat Author, Cairo, Egypt
来源：
AIN SHAMS ENGINEERING JOURNAL | 2015年 / 6卷 / 02期
关键词：
nLDMOS; 0.35 mu m BiCMOS; RESURF; Smart power integrated circuit (SPIC); Breakdown voltage; Specific ON-resistance;
D O I：
10.1016/j.asej.2014.12.003
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a RESURF high voltage (HV) nLDMOS is designed in 0.35 lm BiCMOS technology (STMicroelectronics technology-like). Optimization of the key device/process parameters of the device is performed using analytical approach and verified using advanced 2D numerical simulation. The results show excellent R-ON,R-SP/BV trade-off (BV approximate to 400 V and R-ON,R-SP 9.5 m Omega cm(2) for T-epi = 4 mu m and L-Drift = 17 mu m) without any added process complexity. The maximum obtained drain current is 1.8 mA/mu m at a gate voltage of 5 V. The designed device is suitable for smart power integration. (C) 2014 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B. V. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
引用
收藏
页码：501 / 509
页数：9
相关论文
共 50 条
  • [41] Gate Drive Design Considerations for High Voltage Cascode GaN HEMT
    Zhang, Wei
    Huang, Xiucheng
    Lee, Fred C.
    Li, Qiang
    2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 1484 - 1489
  • [42] HIGH-VOLTAGE RESURF LDMOS FOR SMART POWER INTEGRATED-CIRCUITS
    CHARITAT, G
    NEZAR, A
    ROSSEL, P
    REVUE DE PHYSIQUE APPLIQUEE, 1989, 24 (10): : 993 - 1000
  • [43] Design on ESD Robustness of Source-side Discrete Distribution in the 60-V High-Voltage nLDMOS Devices
    Chen, Shen-Li
    Yang, Chih-Hung
    Yen, Chih-Ying
    Chen, Kuei-Jyun
    Wu, Yi-Cih
    Lin, Jia-Ming
    2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 307 - 308
  • [44] Design Considerations of Maximum Energy Harvesting and Voltage Control from High Voltage Power Cables
    Wang, Rui
    Wang, Zhibo
    Du, Jin
    Wu, Jiande
    He, Xiangning
    2014 INTERNATIONAL ELECTRONICS AND APPLICATION CONFERENCE AND EXPOSITION (PEAC), 2014, : 920 - 923
  • [45] Experimental Demonstration of Novel High-Voltage Epilayer RESURF GaN MOSFET
    Huang, Weixiao
    Chow, T. Paul
    Niiyama, Yuki
    Nomura, Takehiko
    Yoshida, Seikoh
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1018 - 1020
  • [46] Design Considerations of High Voltage and High Frequency Transformer for Solid State Transformer Application
    Baek, Seunghun
    Du, Yu
    Wang, Gangyao
    Bhattacharya, Subhashish
    IECON 2010: 36TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2010,
  • [47] NUMERICAL DESIGN OF HIGH-VOLTAGE INSULATOR STRUCTURE IN VACUUM
    YAMAMOTO, O
    HARA, T
    KONISHI, T
    NEC RESEARCH & DEVELOPMENT, 1995, 36 (04): : 493 - 501
  • [48] THIN-LAYER HIGH-VOLTAGE JUNCTION FET (RESURF JFET)
    APPELS, JA
    VAES, HMJ
    RUIS, WNJ
    ELECTRON DEVICE LETTERS, 1981, 2 (02): : 38 - 40
  • [49] High-voltage RESURF AlGaN/GaN high electron mobility transistor with back electrode
    Zhao, Ziqi
    Zhao, Ziyu
    Luo, Qian
    Du, Jiangfeng
    ELECTRONICS LETTERS, 2013, 49 (25) : 1638 - 1640
  • [50] High voltage considerations with MLCs
    Prevallet, M
    Bagdy, S
    Prymak, J
    Randall, M
    Proceedings of the 26th International Power Modulator Symposium and 2004 High Voltage Workshop, Conference Record, 2004, : 42 - 45
12345