HIGH-SPEED LOW-POWER HI-CMOS 4K STATIC RAM

被引:13
|
作者
MINATO, O [1 ]
MASUHARA, T [1 ]
SASAKI, T [1 ]
SAKAI, Y [1 ]
KUBO, M [1 ]
UCHIBORI, K [1 ]
YASUI, T [1 ]
机构
[1] HITACHI MUSASHI WORKS,KODAIRA,TOKYO,JAPAN
关键词
D O I
10.1109/T-ED.1979.19513
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:882 / 885
页数:4
相关论文
共 50 条
  • [1] A HIGH-SPEED HI-CMOSLL 4K STATIC RAM
    MINATO, O
    MASUHARA, T
    SASAKI, T
    SAKAI, Y
    YOSHIZAKI, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 449 - 453
  • [2] HIGH-SPEED LOW-POWER CMOS STATIC RAMS
    YASUI, T
    MASUHARA, T
    MINATO, O
    [J]. ELECTRONIC ENGINEERING, 1981, 53 (650): : 51 - &
  • [3] HIGH-SPEED 4K STATIC RAM USING DSA MOSTS
    TAKAHASHI, K
    IKEJIMA, H
    MORIMOTO, M
    YAMADA, K
    SHIRAKAWA, S
    KOBAYASHI, K
    MUTA, H
    MATSUE, S
    KAWAMURA, N
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 1978, 17 : 71 - 76
  • [4] HIGH-SPEED 4K STATIC RAM USING DSA MOSTS
    TAKAHASHI, K
    IKEJIMA, H
    MORIMOTO, M
    SHIRAKAWA, S
    KOBAYASHI, K
    MUTA, H
    MATSUE, S
    KAWAMURA, N
    [J]. NEC RESEARCH & DEVELOPMENT, 1978, (51): : 16 - 22
  • [5] CMOS 4K STATIC RAM
    ONOYAMA, A
    KAWAKAMI, T
    ASAHI, K
    SUZUKI, Y
    OCHII, K
    SATO, K
    [J]. TOSHIBA REVIEW, 1977, (110): : 23 - 29
  • [6] HIGH-SPEED LOW-POWER CMOS STATIC RAMs.
    Yasui, Tokumasa
    Matsuhara, Toshiaki
    Minato, Osamu
    [J]. Hitachi Review, 1980, 29 (03): : 109 - 114
  • [7] High-speed and low-power CMOS priority encoders
    Wang, JS
    Huang, CH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
  • [8] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
  • [9] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [10] A HIGH-SPEED, LOW-POWER JOSEPHSON-JUNCTION RAM
    WADA, Y
    NAGASAWA, S
    ISHIDA, I
    HIDAKA, M
    TSUGE, S
    TAHARA, S
    [J]. VLSI SYSTEMS DESIGN, 1988, 9 (04): : 57 - 58