COMPARATIVE POTENTIAL PERFORMANCE OF SI, GAAS, GAINAS, INAS SUBMICROMETER-GATE FETS

被引：86
|
作者：
CAPPY, A
CARNEZ, B
FAUQUEMBERGUES, R
SALMER, G
CONSTANT, E
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1980年 / 27卷 / 11期
关键词：
D O I：
10.1109/T-ED.1980.20166
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2158 / 2160
页数：3
相关论文
共 50 条
  • [21] Vertical InAs-Si Gate-All-Around Tunnel FETs Integrated on Si Using Selective Epitaxy in Nanotube Templates
    Cutaia, Davide
    Moselund, Kirsten E.
    Borg, Mattias
    Schmid, Heinz
    Gignac, Lynne
    Breslin, Chris M.
    Karg, Siegfried
    Uccelli, Emanuele
    Riel, Heike
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 182 - 189
  • [22] Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement
    S.Poorvasha
    B.Lakshmi
    Journal of Semiconductors, 2018, 39 (05) : 34 - 44
  • [23] Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement
    S.Poorvasha
    B.Lakshmi
    Journal of Semiconductors, 2018, (05) : 34 - 44
  • [24] Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement
    Poorvasha, S.
    Lakshmi, B.
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (05)
  • [25] Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
    Lu, Hongliang
    Lu, Bin
    Zhang, Yuming
    Zhang, Yimen
    Lv, Zhijun
    NANOMATERIALS, 2019, 9 (02)
  • [26] The Impact of Hetero-junction and Oxide-interface Traps on the Performance of InAs/Si Tunnel FETs
    Schenk, Andreas
    Sant, Saurabh
    Moselund, Kirsten
    Riel, Heike
    2017 17TH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT), 2017, : 27 - 30
  • [27] The Impact of Hetero-junction and Oxide-interface Traps on the Performance of InAs/Si and InAs/GaAsSb Nanowire Tunnel FETs (invited)
    Schenk, A.
    Sant, S.
    Memisevic, E.
    Wernersson, L. -E.
    Moselund, K.
    Riel, H.
    2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 273 - 276
  • [28] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Li, Wei
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Yang, Zhaonian
    NANOSCALE RESEARCH LETTERS, 2017, 12
  • [29] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Wei Li
    Hongxia Liu
    Shulong Wang
    Shupeng Chen
    Zhaonian Yang
    Nanoscale Research Letters, 2017, 12
  • [30] Digital Performance Assessment of the Dual-Material Gate GaAs/InAs/Ge Junctionless TFET
    Vadizadeh, Mahdi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1986 - 1991
12345