NOVA - STATE ASSIGNMENT OF FINITE STATE MACHINES FOR OPTIMAL 2-LEVEL LOGIC IMPLEMENTATION

被引:140
|
作者
VILLA, T
SANGIOVANNIVINCENTELLI, A
机构
[1] Department of Electrical Engineering and Computer Science, University of California, Berkeley
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.59068
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The problem of encoding the states of a synchronous finite state machine (FSM), so that the area of a two-level implementation of the combinational logic is minimized, is addressed. As in previous approaches, the problem is reduced to the solution of the combinatorial optimization problems defined by the translation of the cover obtained by a multiple-valued logic minimization or by a symbolic minimization into a compatible Boolean representation. In this paper we present algorithms for their solution, based on a new theoretical framework that offers advantages over previous approaches to develop effective heuristics. The algorithms are part of NOVA, a program for optimal encoding of control logic. Final areas averaging 20% less than other state assignment programs and 30% less than the best random solutions have been obtained. Literal counts averaging 30% less than the best random solutions have been obtained. © 1990 IEEE
引用
收藏
页码:905 / 924
页数:20
相关论文
共 50 条
  • [21] STATE ASSIGNMENT OF FINITE-STATE MACHINES USING A GENETIC ALGORITHM
    ALMAINI, AEA
    MILLER, JF
    THOMSON, P
    BILLINA, S
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 279 - 286
  • [22] Low-power state assignment for asynchronous finite state machines
    Shieh, MD
    Ju, WS
    Sheu, MH
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1325 - 1328
  • [24] Low-power state assignment for asynchronous finite state machines
    Natl Yunlin Inst of Technology, Yunlin, Taiwan
    Midwest Symp Circuits Syst, (1325-1328):
  • [25] On state assignment of finite state machines using hypercube embedding approach
    Ahmad, Imtiaz
    Ul-Mustafa, Raza
    Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 608 - 613
  • [26] Low-power state assignment techniques for finite state machines
    Bacchetta, P
    Daldoss, L
    Sciuto, D
    Silvano, C
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 641 - 644
  • [27] Simulated annealing based parallel state assignment of finite state machines
    Hasteer, G
    Banerjee, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1997, 43 (01) : 21 - 35
  • [28] STATE ASSIGNMENT AND TESTABILITY OF PLA-BASED FINITE STATE MACHINES
    BUONANNO, G
    SERRA, M
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 391 - 398
  • [29] Simulated annealing based parallel state assignment of finite state machines
    Hasteer, G
    Banerjee, P
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 69 - 75
  • [30] State assignment of the finite state machine for PLD-implementation
    Chapenko, V
    Kalnberzin, A
    Lange, E
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 203 - 208