共 50 条
- [31] Ternary multiplication circuits using 4-input adder cells and carry look-ahead 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 174 - 179
- [32] Slowing the None-Critical Path to Improve Carry Look-Ahead Adder Power Dissipation 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 890 - 893
- [33] A Standard Cell Based Synchronous Dual-Bit Adder with Embedded Carry Look-Ahead ADVANCES IN COMMUNICATIONS, COMPUTERS, SYSTEMS, CIRCUITS AND DEVICES, 2010, : 175 - +
- [38] An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 98 - 103
- [39] Low-Power Carry Look-Ahead Adder With Multi-Threshold Voltage CMOS Technology 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2152 - 2155
- [40] Compact four bit carry look-ahead CMOS adder in multi-output DCVS logic Electron Lett, 17 (1556-1557):