共 50 条
- [2] High-Level Modeling and Synthesis for Embedded FPGAs [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1565 - 1570
- [3] Improved Synthesis of Compressor Trees on FPGAs in High-level Synthesis [J]. 2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 25 - 25
- [4] Challenges Designing for FPGAs Using High-Level Synthesis [J]. 2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
- [5] SOFF: An OpenCL High-Level Synthesis Framework for FPGAs [J]. 2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 295 - 308
- [6] HIGH-LEVEL SYNTHESIS AND GENERATING FPGAS WITH THE BEDROC SYSTEM [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 191 - 214
- [9] The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs [J]. 2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 89 - 96
- [10] Adaptive FPGAS: High-level architecture and a synthesis method [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 267 - 274