MODELING OF DEPLOYMENT MECHANISMS FOR LATCH-UP SHOCKS

被引：0
|
作者：
NATARAJU, BS
CHINNASAMY, R
KRISHNAMURTHY, TS
BONDE, DH
机构：
来源：
ESA JOURNAL-EUROPEAN SPACE AGENCY | 1989年 / 13卷 / 04期
关键词：
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：393 / 400
页数：8
相关论文
共 50 条
  • [21] Latch-up at RAM control circuitry
    Chiang, CY
    PROCEEDINGS OF THE 1997 6TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 1997, : 250 - 253
  • [22] A Study of Latch-up Mechanisms for Adjacent Pins on Multiple Power Supply Circuits
    Liang, Sanan
    Guo, Annie
    Ji, Jackie
    Chen, Jason
    Su, Jamie
    Wang, Juley
    Wu, Jeff
    Lin, Johnson
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 78 - 82
  • [23] SEM investigation on IGBT latch-up failure
    Wu, WC
    Fan, CY
    Wang, YJ
    Wang, YG
    Cui, XQ
    Jacob, P
    Held, M
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1040 - 1042
  • [24] Simple circuit prevents processor latch-up
    Kobylecki, M
    Wlodzimierz, W
    EDN, 1999, 44 (05) : 107 - 107
  • [25] Gate Voltages Impacting on Latch-up Measurements
    Huang, Shao-Chang
    Lee, Jian-Hsing
    Chen, Chun-Chih
    Li, Ching-Ho
    Liao, Chih-Cherng
    Hsu, Kai-Chieh
    Lin, Gong-Kai
    Chen, Li-Fan
    Wang, Chien-Wei
    Lin, Chih-Hsuan
    Jou, Yeh-Ning
    Chen, Ke-Horng
    2022 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN, IEEE ICCE-TW 2022, 2022, : 75 - 76
  • [26] CHARACTERISTICS OF DESTRUCTION FROM LATCH-UP IN CMOS
    COPPAGE, FN
    EVANS, DC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1977, 24 (06) : 2226 - 2229
  • [27] PREVENTION OF CMOS LATCH-UP BY GOLD DOPING
    DAWES, WR
    DERBENWICK, GF
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (06) : 2027 - 2030
  • [28] CHARACTERIZATION OF LATCH-UP FREE CMOS STRUCTURES
    SAKAI, Y
    TADAKI, Y
    KAWAMOTO, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C445 - C445
  • [29] TEST THE LATCH-UP TENDENCY OF CMOS DEVICES
    HARMAN, HL
    EDN, 1986, 31 (16) : 201 - 201
  • [30] CELL GEOMETRY EFFECT ON IGT LATCH-UP
    YILMAZ, H
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (08) : 419 - 421
12345