EXPERIMENTAL VALIDATION OF EXACT DESIGN OF SWITCHED-CAPACITOR LADDER FILTERS

被引：1
|
作者：
RAFAT, HA
MAVOR, J
机构：
来源：
ELECTRONICS LETTERS | 1981年 / 17卷 / 07期
关键词：
D O I：
10.1049/el:19810194
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：275 / 276
页数：2
相关论文
共 50 条
  • [21] IMPROVED INPUT STAGE FOR BILINEAR SWITCHED-CAPACITOR LADDER FILTERS
    HSU, TH
    TEMES, GC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (10): : 758 - 760
  • [22] EQUIVALENCE OF 2 DESIGNS OF BILINEAR SWITCHED-CAPACITOR LADDER FILTERS
    WELLEKENS, CJ
    ELECTRONICS LETTERS, 1982, 18 (06) : 246 - 247
  • [23] CONSIDERATIONS FOR HIGH-FREQUENCY SWITCHED-CAPACITOR LADDER FILTERS
    CHOI, TC
    BRODERSEN, RW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06): : 545 - 552
  • [24] LADDER-SIMULATION SWITCHED-CAPACITOR FILTERS WITH INDUCTOR LOOPS
    GREGORIAN, R
    FAN, SC
    ELECTRONICS LETTERS, 1981, 17 (21) : 786 - 788
  • [25] ON THE IMPLEMENTATION OF FULLY DIFFERENTIAL SWITCHED-CAPACITOR LADDER FILTERS.
    Roberts, Gordon W.
    Nairn, David G.
    Sedra, Adel S.
    IEEE transactions on circuits and systems, 1986, CAS-33 (04): : 452 - 455
  • [26] PROGRAMMABLE SWITCHED-CAPACITOR LOW-PASS LADDER FILTERS
    SANDLER, HM
    SEDRA, AS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 1109 - 1119
  • [27] Embedded anti-aliasing in switched-capacitor ladder filters
    Senderowicz, D
    Azuma, S
    Kawama, S
    Iizuka, K
    Miyamoto, M
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 13 - 16
  • [28] ON THE IMPLEMENTATION OF FULLY DIFFERENTIAL SWITCHED-CAPACITOR LADDER FILTERS - COMMENT
    RIBNER, DB
    COPELAND, MA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (11): : 1152 - 1152
  • [29] DESIGN OF VERY LOW SENSITIVITY LOW-PASS SWITCHED-CAPACITOR LADDER FILTERS
    INOUE, T
    UENO, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (05): : 524 - 532
  • [30] Design issues in switched capacitor ladder filters
    Basu, A
    Dhar, AS
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 862 - 865
12345