FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS

被引：51

|

作者：

KAUTZ, WH

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 04期

关键词：

D O I：

10.1109/TC.1968.229394

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：352 / +

页数：1

相关论文

共 50 条

[1] COMMENTS ON FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
DWYER, TF
KAUTZ, WH
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (08) : 760 - &
[2] DIAGNOSIS AND FAULT EQUIVALENCE IN COMBINATIONAL CIRCUITS
ROY, BK
IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (09) : 955 - 963
[3] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
FUCHS, K
FINK, F
FREQUENZ, 1990, 44 (3-4) : 103 - 111
[4] FAULT-DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS USING A BACKTRACK ALGORITHM TO GENERATE FAULT LOCATION HYPOTHESES
SANGWINE, SJ
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1988, 135 (06): : 247 - 252
[5] Stuck at Fault Testing in Combinational Circuits Using FPGA
Gupta, I.
PROCEEDINGS OF EMERGING TRENDS AND TECHNOLOGIES ON INTELLIGENT SYSTEMS (ETTIS 2021), 2022, 1371 : 275 - 284
[6] IMPLEMENTATION OF FAULT SIMULATION AND TESTING OF COMBINATIONAL-CIRCUITS
MITRA, S
SAHA, B
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (05) : 665 - 678
[7] MULTIPLE-FAULT DIAGNOSIS IN COMBINATIONAL-CIRCUITS
MACII, E
WOLF, T
COMPUTERS & ELECTRICAL ENGINEERING, 1995, 21 (05) : 351 - 358
[8] SIMULATION OF COMBINATIONAL-CIRCUITS FOR FAULT-DIAGNOSIS
VISHNUBHOTLA, SR
SIMULATION, 1993, 60 (04) : 235 - 245
[9] Path delay fault diagnosis in combinational circuits with implicit fault enumeration
Pant, P
Hsu, YC
Gupta, SK
Chatterjee, A
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1226 - 1235
[10] Dynamic fault diagnosis of combinational and sequential circuits on reconfigurable hardware
Kocan, Fatih
Saab, Daniel G.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (05): : 405 - 420

← 1 2 3 4 5 →