共 50 条
- [21] Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1130 - 1135
- [22] High-Level Online Power Monitoring of FPGA IP Based on Machine Learning DESIGN AND ARCHITECTURE FOR SIGNAL AND IMAGE PROCESSING, DASIP 2023, 2023, 13879 : 107 - 119
- [23] Method of developing parametric machine cycles for modern CNC systems using high-level language INTERNATIONAL CONFERENCE ON MODERN TRENDS IN MANUFACTURING TECHNOLOGIES AND EQUIPMENT (ICMTMTE 2018), 2018, 224
- [25] High-Level Early Power Estimation of FPGA IP Based on Machine Learning 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
- [27] Towards Automated Characterization of Malware's High-level Mechanism using Virtual Machine Introspection PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY (ICISSP), 2019, : 471 - 478
- [28] QUANTITATIVE EVALUATION OF A HIGH LEVEL LANGUAGE MACHINE. NEC Research and Development, 1978, (50): : 30 - 41