ANALYTIC METHODS FOR GENERATION OF FAULT DETECTING TESTS FOR COMBINATIONAL CIRCUITS

被引：0

|

作者：

CHIPULIS, VP

机构：

来源：

AUTOMATION AND REMOTE CONTROL | 1974年 / 35卷 / 08期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：1338 / 1341

页数：4

相关论文

共 50 条

[31] Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption
Michiko Inoue
Emil Gizdarski
Hideo Fujiwara
Journal of Electronic Testing, 2002, 18 : 55 - 62
[32] Symbolic fault modelling of MOS combinational circuits
Petkovic, PM
Milovanovic, DP
Litovski, VB
MICROELECTRONICS RELIABILITY, 1997, 37 (01) : 137 - 157
[33] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
FUCHS, K
FINK, F
FREQUENZ, 1990, 44 (3-4) : 103 - 111
[34] A fault avoidance approach with test set generation in combinational circuits using genetic algorithm
Arya, Namita
Singh, Amit Prakash
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 1439 - 1445
[35] Test generation for acyclic sequential circuits with single stuck-at fault combinational ATPG
Ichihara, H
Inoue, T
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1180 - 1181
[36] FAULT FOLDING FOR IRREDUNDANT AND REDUNDANT COMBINATIONAL CIRCUITS
TO, K
IEEE TRANSACTIONS ON COMPUTERS, 1973, C-22 (11) : 1008 - 1015
[37] Transistor fault model for nMOS combinational circuits
Ismaeel, Asad A., 1600, (22):
[38] Model for Transient Fault Susceptibility of Combinational Circuits
Martin Omaña
Daniele Rossi
Cecilia Metra
Journal of Electronic Testing, 2004, 20 : 501 - 509
[39] A NEW FAULT INDEPENDENT TEST-GENERATION ALGORITHM FOR COMBINATIONAL LOGIC-CIRCUITS
OSMAN, MY
ALDEEB, MM
INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (06) : 1321 - 1337
[40] The mechanical generation of fault trees for reactive systems via retrenchment I: combinational circuits
Banach, Richard
Bozzano, Marco
FORMAL ASPECTS OF COMPUTING, 2013, 25 (04) : 573 - 607

← 1 2 3 4 5 →