共 50 条
- [21] PROCESS FOR SUB-MICRON CIRCUIT FABRICATION. [J]. IBM technical disclosure bulletin, 1985, 28 (01): : 350 - 352
- [22] Switching response modeling of the CMOS inverter for sub-micron devices [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 729 - 735
- [23] Investigation on metal pillar defect in sub-micron CMOS technology [J]. ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 443 - 446
- [24] Soft error rate estimation in deep sub-micron CMOS [J]. 13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2007, : 210 - 216
- [25] A new linearity measurement algorithm for sub-micron microwave CMOS [J]. IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 374 - 376
- [26] Assessing SRAM test coverage for sub-micron CMOS technologies [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 24 - 30
- [29] Robust design of deep sub-micron CMOS wireless SoC [J]. 2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 61 - 64