A FAULT TOLERANT MASSIVELY PARALLEL PROCESSING ARCHITECTURE

被引：14
|
作者：
BALASUBRAMANIAN, V
BANERJEE, P
机构：
来源：
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING | 1987年 / 4卷 / 04期
关键词：
D O I：
10.1016/0743-7315(87)90025-6
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：363 / 383
页数：21
相关论文
共 50 条
  • [41] An architecture for fault tolerant controllers
    Niemann, H
    Stoustrup, J
    INTERNATIONAL JOURNAL OF CONTROL, 2005, 78 (14) : 1091 - 1110
  • [42] ARCHITECTURE AND APPLICATIONS OF A HETEROGENEOUS, MASSIVELY PARALLEL MACHINE
    SHAW, DE
    ANNUAL REVIEW OF COMPUTER SCIENCE, 1986, 1 : 139 - 151
  • [43] MASSIVELY PARALLEL PROCESSOR: ARCHITECTURE AND APPLICATION.
    Dorband, John E.
    The Journal of Forth application and research, 1987, 5 (01):
  • [44] Simulation of compressible flow on a massively parallel architecture
    Williams, Dan
    Bauwens, Luc
    Scientific Programming, 1995, 4 (03) : 193 - 201
  • [45] A massively parallel architecture for distributed genetic algorithms
    Eklund, SE
    PARALLEL COMPUTING, 2004, 30 (5-6) : 647 - 676
  • [46] Astrophysics simulation on RSC massively parallel architecture
    Kulikov, Igor
    Glinsky, Boris
    Chernykh, Igor
    Weins, Dmitry
    Shmelev, Alexey
    2015 15TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING, 2015, : 1131 - 1134
  • [47] AN ARCHITECTURE ASSESSMENT ENVIRONMENT FOR MASSIVELY PARALLEL COMPUTATIONS
    AMMAR, RA
    SHOLL, HA
    QIN, B
    LIPSKY, L
    MUNOZ, J
    1989 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-3: CONFERENCE PROCEEDINGS, 1989, : 600 - 605
  • [48] BOUNDARY DETECTION AND SKELETONIZATION WITH A MASSIVELY PARALLEL ARCHITECTURE
    MILGRAM, M
    DESTPIERRE, T
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1990, 12 (01) : 74 - 78
  • [49] A DEDICATED MASSIVELY PARALLEL ARCHITECTURE FOR THE BOLTZMAN MACHINE
    DEGLORIA, A
    FARABOSCHI, P
    RIDELLA, S
    PARALLEL COMPUTING, 1992, 18 (01) : 57 - 73
  • [50] Massively parallel hardware architecture for genetic algorithms
    Nedjah, N
    Mourelle, LD
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 231 - 234
12345