COMMENTS ON A HIGH-SPEED BINARY RATE-MULTIPLIER

被引:1
|
作者
CHEN, CF
机构
关键词
D O I
10.1109/PROC.1972.8844
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1016 / &
相关论文
共 50 条
  • [1] HIGH-SPEED BINARY RATE-MULTIPLIER
    ELLIOTT, AR
    [J]. PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1971, 59 (08): : 1256 - &
  • [2] HIGH-SPEED BINARY RATE-MULTIPLIER
    MAJITHIA, JC
    [J]. PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (03): : 339 - &
  • [3] HIGH-SPEED BINARY RATE-MULTIPLIER - REPLY
    ELLIOTT, AR
    [J]. PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (08): : 1016 - &
  • [4] HIGH-SPEED BINARY MULTIPLIER
    KINGSBUR.NG
    [J]. ELECTRONICS LETTERS, 1971, 7 (10) : 277 - &
  • [5] NEW TYPE OF RATE-MULTIPLIER
    REDDY, VCVP
    RAJAPPAN, KP
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 39 (02) : 233 - 235
  • [6] DESIGN OF LARGE HIGH-SPEED BINARY MULTIPLIER UNITS
    GOSLING, JB
    [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1971, 118 (3-4): : 499 - &
  • [7] High-Speed Grouping and Decomposition Multiplier for Binary Multiplication
    Padmanabhan, Khamalesh Kumar
    Seerengasamy, Umadevi
    Ponraj, Abraham Sudharson
    [J]. ELECTRONICS, 2022, 11 (24)
  • [8] A HIGH-SPEED MULTIPLIER USING A REDUNDANT BINARY ADDER TREE
    HARATA, Y
    NAKAMURA, Y
    NAGASE, H
    TAKIGAWA, M
    TAKAGI, N
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (01) : 28 - 34
  • [9] A High-Speed Booth Multiplier Based on Redundant Binary Algorithm
    Barik, Ranjan Kumar
    Panda, Ashish
    Pradhan, Manoranjan
    [J]. PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 : 569 - 575
  • [10] Multiplier less high-speed squaring circuit for binary numbers
    Sethi, Kabiraj
    Panda, Rutuparna
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (03) : 433 - 443