ON THE COMPLEXITY OF SYSTEM-LEVEL DIAGNOSTIC ALGORITHMS

被引:0
|
作者
HLAVICKA, J [1 ]
机构
[1] CZECH TECH UNIV, FAC ELECT ENGN, DEPT COMP, CS-16627 PRAGUE 6, CZECHOSLOVAKIA
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Eight classes of problems in the field of system-level diagnosis methods are defined on the basis of required diagnostic resolution, type of invalidation and number of test steps. Using the bounds on system complexity, the duration of one-step and sequential diagnostic procedures is evaluated and compared under different assumptions. This comparison shows that despite the generally accepted opinion, the sequential diagnostics may be sometimes shorter than diagnostics performed in one step.
引用
收藏
页码:352 / 364
页数:13
相关论文
共 50 条
  • [1] Probabilistic system-level fault diagnostic algorithms for multiprocessors
    Bartha, T
    Selenyi, E
    [J]. PARALLEL COMPUTING, 1997, 22 (13) : 1807 - 1821
  • [2] On classification heuristics of probabilistic system-level fault diagnostic algorithms
    Bartha, T
    Selényi, E
    [J]. DISTRIBUTED AND PARALLEL SYSTEMS : FROM INSTRUCTION PARALLELISM TO CLUSTER COMPUTING, 2000, 567 : 77 - 86
  • [3] Complexity management in system-level design
    Kalavade, A
    Lee, EA
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 157 - 169
  • [4] Complexity management in system-level design
    Univ of California at Berkeley, Berkeley, United States
    [J]. J VLSI Signal Process, 2 (157-169):
  • [5] Design complexity requires system-level design
    Moretti, G
    [J]. EDN, 2005, 50 (05) : 26 - +
  • [6] A comparison of evolutionary algorithms for system-level diagnosis
    Nassu, Bogdan Tomoyuki
    Duarte, Elias Procopio, Jr.
    Ramirez Pozo, Aurora T.
    [J]. GECCO 2005: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOLS 1 AND 2, 2005, : 2053 - 2060
  • [7] A system-level analysis of robustness by randomised algorithms
    Alippi, C
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 609 - 613
  • [8] System-Level Synthesis Using Evolutionary Algorithms
    Tobias Blickle
    Jürgen Teich
    Lothar Thiele
    [J]. Design Automation for Embedded Systems, 1998, 3 : 23 - 58
  • [9] System-level synthesis using evolutionary algorithms
    Blickle, T
    Teich, J
    Thiele, L
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1998, 3 (01) : 23 - 58
  • [10] Boundary Scan as a System-Level Diagnostic Tool
    Ungar, Louis Y.
    [J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2013, 16 (04) : 8 - 15