System-level synthesis using evolutionary algorithms

被引:103
|
作者
Blickle, T [1 ]
Teich, J [1 ]
Thiele, L [1 ]
机构
[1] Swiss Fed Inst Technol, Swiss Fed Inst Technol, TIK, Comp Engn & Commun Networks Lab, CH-8092 Zurich, Switzerland
关键词
system-synthesis; hardware/software partitioning; design space exploration; evolutionary algorithms;
D O I
10.1023/A:1008899229802
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we consider system-level synthesis;Is the problem of optimally mapping a task-level specification onto a heterogeneous hardware/software architecture. This problem requires (1) the selection of the architecture (allocation) including general purpose and dedicated processors, ASICs, busses and memories, (2) the mapping of the specification onto the selected architecture in space (binding) and time (scheduling), and (3) the design space exploration with the goal to find a set of implementations that satisfy a number of constraints on cost and performance. Existing methodologies often consider a fixed architecture, perform the binding only, do not reflect the tight interdependency between binding and scheduling, do not consider communication (tasks and resources), or require long run-times preventing design space exploration, or yield only one implementation with optimal cost. Here, a model is introduced that handles all mentioned requirements and allows the task of system-synthesis to be specified as an optimization problem. The application and adaptation of an-Evolutionary Algorithm to solve the tasks of optimization and design space exploration is described.
引用
收藏
页码:23 / 58
页数:36
相关论文
共 50 条
  • [1] System-Level Synthesis Using Evolutionary Algorithms
    Tobias Blickle
    Jürgen Teich
    Lothar Thiele
    [J]. Design Automation for Embedded Systems, 1998, 3 : 23 - 58
  • [2] A comparison of evolutionary algorithms for system-level diagnosis
    Nassu, Bogdan Tomoyuki
    Duarte, Elias Procopio, Jr.
    Ramirez Pozo, Aurora T.
    [J]. GECCO 2005: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOLS 1 AND 2, 2005, : 2053 - 2060
  • [3] An evolutionary approach to system-level synthesis
    Teich, J
    Blickle, T
    Thiele, L
    [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 167 - 171
  • [4] ON THE COMPLEXITY OF SYSTEM-LEVEL DIAGNOSTIC ALGORITHMS
    HLAVICKA, J
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 585 : 352 - 364
  • [5] An Evolutionary Approach to System-Level Fault Diagnosis
    Yang, Hui
    Elhadef, Mourad
    Nayak, Amiya
    Yang, Xiaofan
    [J]. 2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1406 - +
  • [6] A system-level analysis of robustness by randomised algorithms
    Alippi, C
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 609 - 613
  • [7] System-level MEMS design - An evolutionary path to standardization
    Jing, Qi
    [J]. SOLID STATE TECHNOLOGY, 2016, 59 (02) : 15 - 18
  • [8] A system-level, molecular evolutionary analysis of mammalian phototransduction
    Invergo, Brandon M.
    Montanucci, Ludovica
    Laayouni, Hafid
    Bertranpetit, Jaume
    [J]. BMC EVOLUTIONARY BIOLOGY, 2013, 13
  • [9] A system-level, molecular evolutionary analysis of mammalian phototransduction
    Brandon M Invergo
    Ludovica Montanucci
    Hafid Laayouni
    Jaume Bertranpetit
    [J]. BMC Evolutionary Biology, 13
  • [10] Electronic System-Level Synthesis Methodologies
    Gerstlauer, Andreas
    Haubelt, Christian
    Pimentel, Andy D.
    Stefanov, Todor P.
    Gajski, Daniel D.
    Teich, Juergen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1517 - 1530