THRESHOLD VOLTAGE MODEL FOR DEEP-SUBMICROMETER MOSFETS

被引:336
|
作者
LIU, ZH
HU, CM
HUANG, JH
CHAN, TY
JENG, MC
KO, PK
CHENG, YC
机构
[1] CYPRESS SEMICOND INC, SAN JOSE, CA 95134 USA
[2] CADENCE DESIGN SYST INC, SANTA CLARA, CA 95054 USA
[3] CITY POLYTECH, HONG KONG, HONG KONG
关键词
D O I
10.1109/16.249429
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The threshold voltage, V(th), of lightly doped drain (LDD) and non-LDD MOSFET's with effective channel lengths down to the deep-submicrometer range has been investigated. Experimental data show that in the very-short-channel length range, the previously reported exponential dependence on channel length and the linear dependence on drain voltage no longer hold true. We use a simple quasi-two-dimensional model, taking into account the effects of gate oxide thickness, source/drain junction depth, and channel doping, to describe the accelerated V(th) roll-off and the nonlinear drain voltage dependence. Relative to non-LDD devices, LDD devices have a smaller dependence of V(th) on channel length due to their lower drain-substrate junction built-in potentials. LDD devices also show less V(th) dependence on drain voltage because the LDD region reduces the effective drain voltage. Based on consideration of the short-channel effects, it is shown that the minimum acceptable length is equal to (0.0035 approximately 0.005)X(j)1/3T(OX) micrometer (X(j) in mum, T(OX) in angstrom).
引用
收藏
页码:86 / 95
页数:10
相关论文
共 50 条
  • [41] Deep-submicrometer DC-to-RF SOI MOSFET macro-model
    Iñíguez, B
    Raskin, JP
    Demeûs, L
    Nève, A
    Vanhoenacker, D
    Simon, P
    Goffioul, M
    Flandre, D
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) : 1981 - 1988
  • [42] Transistor Mismatch Properties in Deep-Submicrometer CMOS Technologies
    Yuan, Xiaobin
    Shimizu, Takashi
    Mahalingam, Umashankar
    Brown, Jeffrey S.
    Habib, Kazi Z.
    Tekleab, Daniel G.
    Su, Tai-Chi
    Satadru, Sarkar
    Olsen, C. Michael
    Lee, Hyunwoo
    Pan, Li-Hong
    Hook, Terence B.
    Han, Jin-Ping
    Park, Jae-Eun
    Na, Myung-Hee
    Rim, Ken
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) : 335 - 342
  • [43] ARMSTRONG - TECHNICAL CHALLENGES CLOUD THE DEEP-SUBMICROMETER HORIZON
    ARMSTRONG, J
    IEEE SPECTRUM, 1994, 31 (01) : 53 - 53
  • [44] The challenge of signal integrity in deep-submicrometer CMOS technology
    Caignet, F
    Delmas-Bendhia, S
    Sicard, E
    PROCEEDINGS OF THE IEEE, 2001, 89 (04) : 556 - 573
  • [45] Analog Neural Networks With Deep-Submicrometer Nonlinear Synapses
    Yuzuguler, Ahmet Caner
    Celik, Firat
    Drumond, Mario
    Falsafi, Babak
    Frossard, Pascal
    IEEE MICRO, 2019, 39 (05) : 55 - 63
  • [46] DEEP-SUBMICROMETER CHANNEL DESIGN IN SILICON-ON-INSULATOR (SOI) MOSFETS (VOL 15, PG 183, 1994)
    SU, LT
    JACOBS, JB
    CHUNG, JE
    ANTONIADIS, DA
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (09) : 366 - 369
  • [47] A DEEP-SUBMICROMETER MICROWAVE DIGITAL CMOS SOS TECHNOLOGY
    SCHMITZ, AE
    WALDEN, RH
    LARSON, LE
    ROSENBAUM, SE
    METZGER, RA
    BEHNKE, JR
    MACDONALD, PA
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (01) : 16 - 17
  • [48] Modeling of subthreshold characteristics of deep-submicrometer FD devices
    Cheng, Bin-Jie
    Shao, Zhi-Biao
    Tang, Tian-Tong
    Shen, Wen-Zhen
    Zhao, Wen-Kui
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (07): : 908 - 914
  • [49] THRESHOLD VOLTAGE MODEL FOR NARROW WIDTH MOSFETS
    OH, SH
    USMAN, A
    SANCHEZ, JJ
    DEMASSA, TA
    SOLID-STATE ELECTRONICS, 1993, 36 (09) : 1251 - 1260
  • [50] DEEP-SUBMICROMETER CMOS/SIMOX DELAY MODELING BY TIME-DEPENDENT CAPACITANCE MODEL
    LEE, M
    ASADA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) : 1897 - 1901