P2C-MOS MICROCOMPUTER FAMILY ATTAINS N-MOS PERFORMANCE

被引：0
|
作者：
SIMMONS, G
BURNLEY, R
SEABORG, C
WINTER, K
机构：
来源：
ELECTRONICS | 1979年 / 52卷 / 24期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：111 / 117
页数：7
相关论文
共 50 条
  • [41] DYNAMIC LASER-BEAM TESTING OF A N-MOS DEVICE
    BERGNER, H
    HEMPEL, K
    KRAUSE, A
    STAMM, U
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 109 - 112
  • [42] DYNAMIC LOGIC LENDS C-MOS POWER LEVELS TO LOW-COST P-MOS MICROCOMPUTER
    LEACH, J
    OLIVER, B
    ELECTRONICS, 1983, 56 (05): : 125 - 127
  • [43] Relaxable damage in hot-carrier stressing of n-MOS transistors
    Rahmoun, M., 2000, Gordon & Breach Science Publ Inc, Newark, NJ, United States (22)
  • [44] n-MOS随机存储器的场掺杂
    微电子学, 1977, (03) : 16 - 23
  • [45] PASS-TRANSISTOR NETWORKS OPTIMIZE N-MOS LOGIC.
    Whitaker, Sterling
    Electronics, 1983, 56 (19): : 144 - 148
  • [46] Dynamic Study of the Gate of an n-MOS Microfluidic Transistor for Computational Microfluidics
    Franco, Emilio
    Perdigones, Francisco
    Luque, Antonio
    Manuel Quero, Jose
    2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE), 2017,
  • [47] Pt redistribution in N-MOS transistors during Ni salicide process
    Panciera, F.
    Hoummada, K.
    Gregoire, M.
    Juhel, M.
    Mangelinck, D.
    MICROELECTRONIC ENGINEERING, 2013, 107 : 173 - 177
  • [48] 30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
    Chau, R
    Kavalieros, J
    Roberds, B
    Schenker, R
    Lionberger, D
    Barlage, D
    Doyle, B
    Arghavani, R
    Murthy, A
    Dewey, G
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 45 - 48
  • [49] Self-consistent 2-D model for quantum effects in n-MOS transistors
    Spinelli, AS
    Benvenuti, A
    Pacelli, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1342 - 1349
  • [50] Impact of oxide degradation on universal mobility behaviour of n-MOS inversion layers
    Manhas, SK
    De Souza, MM
    Oates, AS
    Chen, Y
    PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 227 - 231
12345