THE ELSA WAFER-SCALE INTEGRATION PROJECT

被引：1
|
作者：
IVEY, P
机构：
[1] Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield
来源：
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY | 1993年 / 16卷 / 07期
关键词：
D O I：
10.1109/33.257872
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper we outline some of the technology, successful and unsuccessful, of part of a large European project in wafer scale integration (WSI). The work described is an attempt to build a 64 by 64 array processor on a 4-in wafer. Such a processor would have a computing power in excess of 10 billion operations per second. A test chip and a demonstration system, which achieves such a processing power, is also outlined.
引用
收藏
页码：626 / 636
页数：11
相关论文
共 50 条
  • [41] A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration
    Laflamme-Mayer, Nicolas
    Kowarzyk, Gilbert
    Blaquiere, Yves
    Savaria, Yvon
    Sawan, Mohamad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 304 - 315
  • [42] WAFER-SCALE INTEGRATION NEEDS A LOT MORE WORK BEFORE IT IS VIABLE
    GOLD, M
    ELECTRONIC DESIGN, 1984, 32 (19) : 31 - 31
  • [43] CONTRIBUTIONS FROM THE 1994 IEEE CONFERENCE ON WAFER-SCALE INTEGRATION - FOREWORD
    TEWKSBURY, S
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1994, 17 (03): : 300 - 301
  • [44] Wafer-scale GaN HEMT performance enhancement by diamond substrate integration
    Via, G. D.
    Felbinger, J. G.
    Blevins, J.
    Chabak, K.
    Jessen, G.
    Gillespie, J.
    Fitch, R.
    Crespo, A.
    Sutherlin, K.
    Poling, B.
    Tetlak, S.
    Gilbert, R.
    Cooper, T.
    Baranyai, R.
    Pomeroy, J. W.
    Kuball, M.
    Maurer, J. J.
    Bar-Cohen, A.
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 11, NO 3-4, 2014, 11 (3-4): : 871 - 874
  • [45] GIGASCALE INTEGRATION LETS DESIGNERS THINK BIG AT WAFER-SCALE CONFERENCE
    BURSKY, D
    ELECTRONIC DESIGN, 1995, 43 (01) : 38 - 40
  • [46] Uniformity study of wafer-scale InP-to-silicon hybrid integration
    Liang, Di
    Chapman, David C.
    Li, Youli
    Oakley, Douglas C.
    Napoleone, Tony
    Juodawlkis, Paul W.
    Brubaker, Chad
    Mann, Carl
    Bar, Hanan
    Raday, Omri
    Bowers, John E.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2011, 103 (01): : 213 - 218
  • [47] BLAST: a Wafer-Scale Transfer Process for Heterogeneous Integration of Optics and Electronics
    Ji, Yanxin
    Cortese, Alejandro J.
    Smart, Conrad L.
    Molnar, Alyosha C.
    McEuen, Paul L.
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (12)
  • [48] Electrostatic funneling for precise nanoparticle placement: A route to wafer-scale integration
    Ma, Liang-Chieh
    Subramanian, Ramkumar
    Huang, Hong-Wen
    Ray, Vishva
    Kim, Choong-Un
    Koh, Seong Jin
    NANO LETTERS, 2007, 7 (02) : 439 - 445
  • [49] GaAs on Si substrate with dislocation filter layers for wafer-scale integration
    Kim, HoSung
    Kim, Tae-Soo
    An, Shinmo
    Kim, Duk-Jun
    Kim, Kap Joong
    Ko, Young-Ho
    Ahn, Joon Tae
    Han, Won Seok
    ETRI JOURNAL, 2021, 43 (05) : 909 - 915
  • [50] WAFER-SCALE INTEGRATION IMPLEMENTATION OF MESH-CONNECTED MULTIPROCESSOR SYSTEMS
    NUMATA, I
    HORIGUCHI, S
    SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (01) : 1 - 10
12345