共 50 条
- [31] A Formal Verification Environment for Railway Signaling System Design Formal Methods in System Design, 1998, 12 : 139 - 161
- [32] COMPASTA: Extending TASTE with Formal Design and Verification Functionality MODEL-BASED SAFETY AND ASSESSMENT, IMBSA 2022, 2022, 13525 : 21 - 27
- [33] Design of Software Security Verification with Formal Method Tools INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (9B): : 163 - 167
- [34] Preserving Design Hierarchy Information for Polynomial Formal Verification PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
- [36] Formal Design and Verification of Memory Management Unit Microprocessor 2019 IEEE 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING TECHNOLOGY (CCET), 2019, : 124 - 128
- [37] FORMAL VERIFICATION - IS IT PRACTICAL FOR REAL-WORLD DESIGN IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 50 - 58
- [39] A Formal Verification Approach to the Design of Synthetic Gene Networks 2011 50TH IEEE CONFERENCE ON DECISION AND CONTROL AND EUROPEAN CONTROL CONFERENCE (CDC-ECC), 2011, : 4873 - 4878
- [40] Design and formal verification of a CEM protocol with transparent TTP Frontiers of Computer Science, 2013, 7 : 279 - 297