A SIMULATED ANNEALING APPROACH TO PARALLEL PROCESSOR SCHEDULING PROBLEMS WITH PRECEDENCE RELATIONS

被引:0
|
作者
CHANG, PC [1 ]
HSU, RC [1 ]
机构
[1] NATL CHENG CHI UNIV,GRAD INST BUSINESS ADM,TAIPEI 116,TAIWAN
关键词
JOB SCHEDULING; HEURISTICS; PRECEDENCE RELATIONS; PARALLEL PROCESSORS;
D O I
10.1080/02533839.1994.9677615
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The purpose of this paper is to describe a new heuristic method based on the simulated annealing (SA) approach, to solve parallel processor scheduling problems. Jobs to be scheduled on parallel identical processors have dependence relationships and the goal is to minimize the makespan. We studied various parameter settings, such as the initial schedule, perturbation scheme and annealing schedule in SA approach, and their effect on the performance measure (i.e., the makespan). Also, we compared the SA approach to the traditional heuristic methods such as the longest processing time first (LPT), Hu's level scheduling (LS), and the critical path first (CP) procedures. Experimental results show that the SA approach performs much better than these heuristic approaches, and provides very competitive solutions when compared to optimal solutions generated from the Branch and Bound approach.
引用
收藏
页码:485 / 497
页数:13
相关论文
共 50 条
  • [31] A greedy heuristic and simulated annealing approach for a bicriteria flowshop scheduling problem with precedence constraints-a practical manufacturing case
    Hanoun, Samer
    Nahavandi, Saeid
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2012, 60 (9-12): : 1087 - 1098
  • [32] Fault Tolerant Heterogeneous Scheduling for Precedence Constrained Task Graphs Using Simulated Annealing
    Youness, Hassan
    Omar, Aly
    Moness, Mohamed
    2013 8TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2013, : 307 - 312
  • [33] A SIMULATED ANNEALING ALGORITHM FOR SYSTEM-ON-CHIP TEST SCHEDULING WITH POWER AND PRECEDENCE CONSTRAINTS
    Harmanani, Haidar M.
    Salamy, Hassan A.
    INTERNATIONAL JOURNAL OF COMPUTATIONAL INTELLIGENCE AND APPLICATIONS, 2006, 6 (04) : 511 - 530
  • [34] TEACHING NETWORK CONNECTIVITY USING SIMULATED ANNEALING ON A MASSIVELY PARALLEL PROCESSOR
    WILSON, SS
    PROCEEDINGS OF THE IEEE, 1991, 79 (04) : 559 - 566
  • [35] A Parallel Simulated Annealing Approach for Floorplanning in VLSI
    Fang, Jyh-Perng
    Chang, Yang-Lang
    Chen, Chih-Chia
    Liang, Wen-Yew
    Hsieh, Tung-Ju
    Satria, Muhammad T.
    Han, Chin-Chuan
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2009, 5574 : 291 - +
  • [36] Task scheduling using parallel genetic simulated annealing algorithm
    Zheng, Shijue
    Shu, Wanneng
    Gao, Li
    2006 IEEE INTERNATIONAL CONFERENCE ON SERVICE OPERATIONS AND LOGISTICS, AND INFORMATICS (SOLI 2006), PROCEEDINGS, 2006, : 46 - +
  • [37] A Simulated Annealing Heuristic for Minimizing Makespan in Parallel Machine Scheduling
    Laha, Dipak
    SWARM, EVOLUTIONARY, AND MEMETIC COMPUTING, (SEMCCO 2012), 2012, 7677 : 198 - 205
  • [38] OPTIMIZATION OF JOB SCHEDULING ON PARALLEL MACHINES BY SIMULATED ANNEALING ALGORITHMS
    LO, ZP
    BAVARIAN, B
    EXPERT SYSTEMS WITH APPLICATIONS, 1992, 4 (03) : 323 - 328
  • [40] A simulated annealing algorithm for the unrelated parallel machine scheduling problem
    Anagnostopoulos, GC
    Rabadi, G
    ROBOTICS, AUTOMATION AND CONTROL AND MANUFACTURING: TRENDS, PRINCIPLES AND APPLICATIONS, 2002, 14 : 115 - 120