共 50 条
- [36] Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [37] A high density self-aligned 4-mask planar VDMOS process ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 243 - 246
- [38] Self-aligned polysilicon MEMs-reduced mask count surface micromachining MICROMACHINED DEVICES AND COMPONENTS IV, 1998, 3514 : 316 - 321
- [40] A self-aligned double-gate polysilicon TFT technology 2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 395 - 398