ON THE OPTIMAL-DESIGN OF MULTIPLE-VALUED PLAS

被引:28
|
作者
SASAO, T
机构
关键词
D O I
10.1109/12.21150
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:582 / 592
页数:11
相关论文
共 50 条
  • [31] A Multiple-Valued Plateau Problem
    Funk, Quentin
    Hardt, Robert
    [J]. INDIANA UNIVERSITY MATHEMATICS JOURNAL, 2020, 69 (01) : 37 - 71
  • [32] Optimal design of a current-mode deep-submicron multiple-valued integrated circuit and application
    Saito, Takahiro
    Hanyu, Takahiro
    Kameyama, Michitaka
    [J]. Systems and Computers in Japan, 1998, 29 (11): : 40 - 47
  • [34] Multiple-valued tableaux with Δ-reductions
    de Guzmán, IP
    Ojeda-Aciego, M
    Valverde, A
    [J]. INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL I AND II, 1999, : 177 - 183
  • [35] A multiple-valued logic approach to the design and verification of hardware circuits
    Rosenmann, Amnon
    [J]. JOURNAL OF APPLIED LOGIC, 2016, 15 : 69 - 93
  • [36] A PROPOSAL OF NEW MULTIPLE-VALUED MASK-ROM DESIGN
    KUBOTA, Y
    TOYOYAMA, S
    KANIE, Y
    TSUCHIMOTO, S
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (04) : 601 - 607
  • [37] ON THE DESIGN OF COST-TABLES FOR REALIZING MULTIPLE-VALUED CIRCUITS
    SCHUELLER, KA
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (02) : 178 - 189
  • [38] OPTIMAL-DESIGN OF ELASTIC BEAMS UNDER MULTIPLE DESIGN CONSTRAINTS
    ROZVANY, GIN
    YEP, KM
    ONG, TG
    KARIHALOO, BL
    [J]. INTERNATIONAL JOURNAL OF SOLIDS AND STRUCTURES, 1988, 24 (04) : 331 - 349
  • [39] Design of multiple-valued arithmetic circuits using counter tree diagrams
    Homma, Naofumi
    Degawa, Katsuhiko
    Aoki, Takafumi
    Higuchi, Tatsuo
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 487 - 502
  • [40] Design of AB~2 in Galois Fields Based on Multiple-Valued Logic
    Haixia Wu
    Long He
    Xiaoran Li
    Yilong Bai
    Minghao Zhang
    [J]. Journal of Beijing Institute of Technology, 2019, 28 (04) : 764 - 769