ON THE OPTIMAL-DESIGN OF MULTIPLE-VALUED PLAS

被引：28

|

作者：

SASAO, T

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 04期

关键词：

D O I：

10.1109/12.21150

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：582 / 592

页数：11

相关论文

共 50 条

[1] AN OPTIMIZATION TECHNIQUE FOR THE DESIGN OF MULTIPLE-VALUED PLAS
ASARI, KV
ESWARAN, C
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (01) : 118 - 122
[2] A FAULT MODEL FOR MULTIPLE-VALUED PLAS AND ITS EQUIVALENCES
NAGATA, Y
MUKAIDONO, M
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (09) : 1527 - 1534
[3] ON THE SIZE OF PLAS REQUIRED TO REALIZE BINARY AND MULTIPLE-VALUED FUNCTIONS
BENDER, EA
BUTLER, JT
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (01) : 82 - 98
[4] Multiple-valued minimization to optimize PLAs with output EXOR gates
Debnath, D
Sasao, T
[J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 99 - 104
[5] DESIGN OF A MULTIPLE-VALUED CELLULAR ARRAY
KAMIURA, N
HATA, Y
YAMATO, K
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 412 - 418
[6] Conquering Uncertainty in Multiple-Valued Logic Design
Denis V. Popel
[J]. Artificial Intelligence Review, 2003, 20 : 419 - 443
[7] Linear Problems of Optimal Control of Multiple-Valued Trajectories
A. V. Plotnikov
[J]. Cybernetics and Systems Analysis, 2002, 38 (5) : 772 - 782
[8] Conquering uncertainty in multiple-valued logic design
Popel, DV
[J]. ARTIFICIAL INTELLIGENCE REVIEW, 2003, 20 (3-4) : 419 - 443
[9] Synthesis of Asymptotically Optimal Adders for Multiple-Valued Logic
Niemann, Philipp
Drechsler, Rolf
[J]. 2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 178 - 182
[10] Multiple-valued hyperstructures
Rosenberg, IG
[J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 326 - 333

← 1 2 3 4 5 →